{"id":"https://openalex.org/W1647338788","doi":"https://doi.org/10.1109/fpl.2015.7293946","title":"Energy optimization of FPGA-based stream-oriented computing with power gating","display_name":"Energy optimization of FPGA-based stream-oriented computing with power gating","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1647338788","doi":"https://doi.org/10.1109/fpl.2015.7293946","mag":"1647338788"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7293946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research-information.bris.ac.uk/files/84448297/successive_computing.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000075032","display_name":"Mohammad Hosseinabady","orcid":"https://orcid.org/0000-0003-3989-4999"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Mohammad Hosseinabady","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005255540","display_name":"Jose Nunez\u2010Yanez","orcid":"https://orcid.org/0000-0002-5153-5481"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jose Luis Nunez-Yanez","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000075032"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":2.3229,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87745483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"v1 2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8286647796630859},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.8249472379684448},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8204424381256104},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7751704454421997},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.565384030342102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5434073209762573},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5243811011314392},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.49014171957969666},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48311448097229004},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.47390568256378174},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38505351543426514},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3625805377960205},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12550410628318787},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10932657122612},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09761261940002441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09259140491485596},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09006810188293457},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06680703163146973}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8286647796630859},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.8249472379684448},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8204424381256104},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7751704454421997},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.565384030342102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5434073209762573},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5243811011314392},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.49014171957969666},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48311448097229004},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.47390568256378174},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38505351543426514},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3625805377960205},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12550410628318787},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10932657122612},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09761261940002441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09259140491485596},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09006810188293457},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06680703163146973},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2015.7293946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire/1035163a-a21d-4272-9f16-c74279028d60","is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/1035163a-a21d-4272-9f16-c74279028d60","pdf_url":"https://research-information.bris.ac.uk/files/84448297/successive_computing.pdf","source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J 2015, Energy Optimization of FPGA-Based Stream-Oriented Computing with Power Gating. in 2015 25th International Conference on Field Programmable Logic and Applications (FPL 2015) : Proceedings of a meeting held 2-4 September 2015, London, United Kingdom., 7293946, Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/FPL.2015.7293946","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/1035163a-a21d-4272-9f16-c74279028d60","is_oa":true,"landing_page_url":"https://hdl.handle.net/1983/1035163a-a21d-4272-9f16-c74279028d60","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J 2015, Energy Optimization of FPGA-Based Stream-Oriented Computing with Power Gating. in 2015 25th International Conference on Field Programmable Logic and Applications (FPL 2015) : Proceedings of a meeting held 2-4 September 2015, London, United Kingdom., 7293946, Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/FPL.2015.7293946","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:research-information.bris.ac.uk:openaire/1035163a-a21d-4272-9f16-c74279028d60","is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/1035163a-a21d-4272-9f16-c74279028d60","pdf_url":"https://research-information.bris.ac.uk/files/84448297/successive_computing.pdf","source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J 2015, Energy Optimization of FPGA-Based Stream-Oriented Computing with Power Gating. in 2015 25th International Conference on Field Programmable Logic and Applications (FPL 2015) : Proceedings of a meeting held 2-4 September 2015, London, United Kingdom., 7293946, Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/FPL.2015.7293946","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2657170112","display_name":null,"funder_award_id":"EP/L00321X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1647338788.pdf","grobid_xml":"https://content.openalex.org/works/W1647338788.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W54141638","https://openalex.org/W1552946097","https://openalex.org/W1591070193","https://openalex.org/W1974274517","https://openalex.org/W1989992146","https://openalex.org/W2013978035","https://openalex.org/W2018062740","https://openalex.org/W2041557219","https://openalex.org/W2045879769","https://openalex.org/W2070473039","https://openalex.org/W2085125624","https://openalex.org/W2091158003","https://openalex.org/W2130965751","https://openalex.org/W2153894526","https://openalex.org/W2157113056","https://openalex.org/W2808180663","https://openalex.org/W4247326638","https://openalex.org/W6602163815"],"related_works":["https://openalex.org/W3092821848","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W3201504882","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W2066397066","https://openalex.org/W2015140512"],"abstract_inverted_index":{"In":[0,73],"this":[1,74,118],"paper,":[2],"we":[3],"propose":[4],"a":[5,68,80],"technique":[6],"to":[7,29,84,94,115,137],"improve":[8],"the":[9,38,45,65,76,86,131],"energy":[10,39,139],"efficiency":[11],"of":[12,43,71],"FPGA":[13,46],"devices":[14,110],"by":[15],"exploiting":[16],"power":[17,96],"gating":[18,97],"during":[19,33],"idle":[20,31,87],"periods":[21,32],"in":[22,89,92,106],"streaming":[23,132],"applications.":[24],"The":[25],"main":[26],"idea":[27],"is":[28,56,123],"shuffle":[30],"application":[34,66,133],"execution":[35],"so":[36],"that":[37,57,64],"and":[40,48,63,108],"timing":[41],"overheads":[42],"turning":[44],"on":[47,79,100,126],"off":[49],"can":[50],"become":[51],"acceptable.":[52],"A":[53,120],"key":[54],"requirement":[55],"fast":[58],"FPGA-based":[59],"accelerators":[60,77],"are":[61,104,111],"available":[62],"follows":[67],"repetitive":[69],"nature":[70],"execution.":[72],"case,":[75],"work":[78],"successive":[81],"computing":[82],"mode":[83],"accumulate":[85],"intervals":[88],"different":[90],"iterations":[91],"order":[93],"make":[95],"feasible.":[98],"Streaming":[99],"demand":[101],"applications":[102],"which":[103,134],"ubiquitous":[105],"embedded":[107],"portable":[109],"very":[112],"good":[113],"candidates":[114],"benefit":[116],"from":[117],"technique.":[119],"case":[121],"study":[122],"presented":[124],"based":[125],"an":[127],"MP3":[128],"player":[129],"as":[130],"shows":[135],"up":[136],"52.9%":[138],"reduction.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}