{"id":"https://openalex.org/W1666433202","doi":"https://doi.org/10.1109/fpl.2015.7293945","title":"Using island-style bi-directional intra-CLB routing in low-power FPGAs","display_name":"Using island-style bi-directional intra-CLB routing in low-power FPGAs","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1666433202","doi":"https://doi.org/10.1109/fpl.2015.7293945","mag":"1666433202"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7293945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049664110","display_name":"Oluseyi Ayorinde","orcid":"https://orcid.org/0000-0002-7028-4024"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Oluseyi Ayorinde","raw_affiliation_strings":["Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112178167","display_name":"He Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"He Qi","raw_affiliation_strings":["Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052025786","display_name":"Yu Huang","orcid":"https://orcid.org/0000-0002-3927-1102"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Huang","raw_affiliation_strings":["Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Virginia, Charlottesville, Virginia","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Charles L. Brown Department of Electrical Engineering, University of Virginia, Charlottesville, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049664110"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71285529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7989914417266846},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.744820773601532},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6649260520935059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5897346138954163},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5473466515541077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44276121258735657},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3218705654144287},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.28263646364212036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22973865270614624},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20789092779159546},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14597102999687195}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7989914417266846},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.744820773601532},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6649260520935059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5897346138954163},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5473466515541077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44276121258735657},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3218705654144287},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.28263646364212036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22973865270614624},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20789092779159546},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14597102999687195}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2015.7293945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1977773588","https://openalex.org/W1977850862","https://openalex.org/W2049121968","https://openalex.org/W2072249022","https://openalex.org/W2097521167","https://openalex.org/W2113645429","https://openalex.org/W2138383740","https://openalex.org/W2138537931","https://openalex.org/W2140680235","https://openalex.org/W2150549968","https://openalex.org/W6682204248"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W3146360095","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W4246691826","https://openalex.org/W4238119721","https://openalex.org/W2351041855","https://openalex.org/W2184011203","https://openalex.org/W2570254841"],"abstract_inverted_index":{"Increased":[0],"clustering":[1],"in":[2,33,179],"Field":[3],"Programmable":[4],"Gate":[5],"Arrays":[6],"(FPGAs)":[7],"has":[8],"shifted":[9],"a":[10,113],"larger":[11],"fraction":[12],"of":[13,26,118],"the":[14,19,27,44,49,64,70,101,108,180],"overall":[15],"routing":[16,94],"load":[17],"into":[18],"configurable":[20],"logic":[21],"blocks":[22],"(CLBs),":[23],"reducing":[24,154],"usage":[25],"costly":[28],"global":[29,50,102],"interconnect.":[30],"However,":[31],"increases":[32],"CLB":[34,109,120],"size":[35],"introduce":[36],"additional":[37,171],"overheads":[38],"inside":[39,107],"CLBs,":[40],"which":[41],"can":[42,131,161],"limit":[43,176],"savings":[45],"gained":[46],"by":[47,135,153,156],"minimizing":[48],"interconnect":[51,73,121],"use,":[52],"motivating":[53],"more":[54],"efficient":[55],"intra-CLB":[56,65,91],"routing.":[57],"This":[58,82],"paper":[59],"explores":[60],"different":[61,76],"topologies":[62],"for":[63,75,89,126,194],"connectivity":[66],"and":[67,79,87,95,140],"identifies":[68],"how":[69],"optimal":[71],"local-CLB":[72],"changes":[74],"FPGA":[77,103],"architecture":[78],"circuit":[80],"parameters.":[81],"work":[83],"compares":[84],"area,":[85],"delay,":[86],"energy":[88,164],"two":[90],"topologies:":[92],"multiplexer-based":[93],"island-style":[96],"bi-directional":[97],"routing,":[98],"similar":[99],"to":[100,123,175],"interconnect,":[104],"but":[105,168],"used":[106],"(which":[110],"we":[111],"call":[112],"mini-FPGA).":[114],"The":[115],"mini-FPGA":[116,195],"style":[117],"local":[119],"prove":[122],"be":[124],"favorable":[125],"minimum-energy":[127],"operation,":[128],"as":[129,136,138,142,144],"they":[130],"reduce":[132],"transistor":[133],"count":[134],"much":[137,143],"62%,":[139],"consume":[141,162],"77.9%":[145],"less":[146,163],"energy.":[147],"Multipexer-based":[148],"CLBs":[149,160],"have":[150],"performance":[151],"benefits":[152],"delays":[155],"almost":[157],"3\u00d7.":[158],"Multiplexer-based":[159],"at":[165],"nominal":[166],"voltages,":[167],"only":[169],"if":[170],"measures":[172],"are":[173],"taken":[174],"power":[177],"consumption":[178],"multiplexers.":[181],"A":[182],"130-nm":[183],"CMOS":[184],"test":[185],"chip":[186],"confirms":[187],"that":[188],"simulation":[189],"results":[190],"track":[191],"measured":[192],"data":[193],"CLBs.":[196]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}