{"id":"https://openalex.org/W1647595406","doi":"https://doi.org/10.1109/fpl.2015.7293944","title":"Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations","display_name":"Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1647595406","doi":"https://doi.org/10.1109/fpl.2015.7293944","mag":"1647595406"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7293944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100616782","display_name":"Ren Chen","orcid":"https://orcid.org/0000-0003-3501-7630"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ren Chen","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA 90089#TAB#","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8385922908782959},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7400141954421997},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5796011686325073},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5581997632980347},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5525418519973755},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.5207136273384094},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5094965100288391},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46901935338974},{"id":"https://openalex.org/keywords/data-stream","display_name":"Data stream","score":0.41109171509742737},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3273700475692749},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2377181351184845},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2310832440853119},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09614169597625732}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8385922908782959},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7400141954421997},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5796011686325073},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5581997632980347},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5525418519973755},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.5207136273384094},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5094965100288391},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46901935338974},{"id":"https://openalex.org/C2778484313","wikidata":"https://www.wikidata.org/wiki/Q1172540","display_name":"Data stream","level":2,"score":0.41109171509742737},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3273700475692749},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2377181351184845},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2310832440853119},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09614169597625732},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2015.7293944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1602659231","https://openalex.org/W1969057818","https://openalex.org/W1969370624","https://openalex.org/W1994493549","https://openalex.org/W2030081822","https://openalex.org/W2057740006","https://openalex.org/W2104865560","https://openalex.org/W2114870379","https://openalex.org/W2169957916","https://openalex.org/W2177363546","https://openalex.org/W3145158195","https://openalex.org/W6658096461"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W2535673728","https://openalex.org/W1972081536","https://openalex.org/W54441500"],"abstract_inverted_index":{"Due":[0],"to":[1,28,39,112],"their":[2],"high":[3],"data-rate":[4],"and":[5,58,116,137,142],"simple":[6],"control,":[7],"streaming":[8,30,45,94],"architectures":[9,26],"have":[10],"become":[11],"popular":[12],"for":[13,96],"hardware":[14],"implementation":[15],"of":[16,67,78,88,148],"data":[17,54,62,86,139],"intensive":[18],"applications.":[19],"A":[20],"key":[21],"problem":[22],"in":[23],"designing":[24],"such":[25],"is":[27,84],"permute":[29],"data.":[31,46],"In":[32],"this":[33],"paper,":[34],"we":[35,101],"present":[36],"a":[37,49,64,75,97,103,122],"technique":[38],"realize":[40],"arbitrary":[41],"fixed":[42,76,99],"permutation":[43,135],"on":[44,156],"We":[47,120,151],"develop":[48,102],"parameterized":[50],"architecture":[51,95],"which":[52,127],"accepts":[53,71],"streams":[55],"as":[56,129],"input":[57,73,130],"generates":[59],"the":[60,85,89,93,108,114,117,134,138,149,153],"permuted":[61],"after":[63],"certain":[65],"amount":[66],"delay.":[68],"Our":[69],"design":[70,124,131],"continuous":[72],"at":[74],"rate":[77],"p":[79,83],"per":[80],"cycle,":[81],"where":[82],"parallelism":[87,140],"architecture.":[90],"To":[91],"construct":[92],"given":[98],"permutation,":[100],"mapping":[104],"approach":[105],"by":[106],"configuring":[107],"classic":[109],"Benes":[110],"network":[111],"obtain":[113],"datapath":[115],"control":[118],"logic.":[119],"demonstrate":[121],"complete":[123],"automation":[125],"tool":[126],"takes":[128],"parameters":[132],"including":[133],"pattern":[136],"p,":[141],"produces":[143],"register-transfer":[144],"level":[145],"Verilog":[146],"description":[147],"design.":[150],"evaluate":[152],"generated":[154],"designs":[155],"Xilinx":[157],"Virtex-7":[158],"FPGA":[159],"using":[160],"post":[161],"place-and-route":[162],"results.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}