{"id":"https://openalex.org/W2018062740","doi":"https://doi.org/10.1109/fpl.2014.6927504","title":"Towards dark silicon era in FPGAs using complementary hard logic design","display_name":"Towards dark silicon era in FPGAs using complementary hard logic design","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2018062740","doi":"https://doi.org/10.1109/fpl.2014.6927504","mag":"2018062740"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038209668","display_name":"Ali Ahari","orcid":"https://orcid.org/0000-0001-6569-0936"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Ali Ahari","raw_affiliation_strings":["Sharif University of Technology, Tehran, Tehran, IR","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Tehran, IR","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060490428","display_name":"Behnam Khaleghi","orcid":"https://orcid.org/0000-0002-3655-0501"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Khaleghi","raw_affiliation_strings":["Sharif University of Technology, Tehran, Tehran, IR","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Tehran, IR","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027790439","display_name":"Zahra Ebrahimi","orcid":"https://orcid.org/0000-0002-0727-3584"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zahra Ebrahimi","raw_affiliation_strings":["Sharif University of Technology, Tehran, Tehran, IR","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Tehran, IR","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Asadi","raw_affiliation_strings":["Sharif University of Technology, Tehran, Tehran, IR","Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Tehran, IR","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi B. Tahoori","raw_affiliation_strings":["Karlsruher Institut fur Technologie, Karlsruhe, Baden-W\u00c3\u00bcrttemberg, DE","Dependable Nano Computing, Karlsruhe Institute of Technology,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruher Institut fur Technologie, Karlsruhe, Baden-W\u00c3\u00bcrttemberg, DE","institution_ids":[]},{"raw_affiliation_string":"Dependable Nano Computing, Karlsruhe Institute of Technology,Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038209668"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":1.4653,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84172339,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7130329012870789},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6747630834579468},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6232821345329285},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5987696051597595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5935032367706299},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5747334957122803},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.560427188873291},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.559063196182251},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5159695744514465},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5045748949050903},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4995753765106201},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4840185344219208},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4337310791015625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38634735345840454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3451024889945984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30657655000686646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24869203567504883},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08237341046333313}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7130329012870789},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6747630834579468},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6232821345329285},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5987696051597595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5935032367706299},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5747334957122803},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.560427188873291},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.559063196182251},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5159695744514465},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5045748949050903},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4995753765106201},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4840185344219208},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4337310791015625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38634735345840454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3451024889945984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30657655000686646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24869203567504883},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08237341046333313},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W24683316","https://openalex.org/W1977850862","https://openalex.org/W2003313945","https://openalex.org/W2029663117","https://openalex.org/W2035626076","https://openalex.org/W2041557219","https://openalex.org/W2072249022","https://openalex.org/W2077117260","https://openalex.org/W2079331367","https://openalex.org/W2082910782","https://openalex.org/W2095858451","https://openalex.org/W2102047509","https://openalex.org/W2113645429","https://openalex.org/W2115509116","https://openalex.org/W2120569261","https://openalex.org/W2133287836","https://openalex.org/W2133743520","https://openalex.org/W2138383740","https://openalex.org/W2152001402","https://openalex.org/W3143008962","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2480852620","https://openalex.org/W3023652529","https://openalex.org/W2182398074","https://openalex.org/W2071567894","https://openalex.org/W2167086449","https://openalex.org/W2525933112","https://openalex.org/W4237841534","https://openalex.org/W2246445978","https://openalex.org/W2139569078"],"abstract_inverted_index":{"While":[0],"the":[1,13,26,40,52,80,83,128,137,150,154,175],"transistor":[2],"density":[3],"continues":[4],"to":[5,38,46,56,66,167,174],"grow":[6],"exponentially":[7],"in":[8,31,43,77],"Field-Programmable":[9],"Gate":[10],"Arrays":[11],"(FPGAs),":[12],"increased":[14],"leakage":[15],"current":[16],"of":[17,29,51,72,95,98,164],"CMOS":[18],"transistors":[19,30],"act":[20],"as":[21,57,172],"a":[22,32,63,96,106],"power":[23,41,70,118],"wall":[24,42],"for":[25],"aggressive":[27],"integration":[28],"single":[33],"die.":[34],"One":[35],"recently":[36],"trend":[37],"alleviate":[39],"FPGAs":[44],"is":[45,87,134],"turn":[47],"off":[48,122],"inactive":[49],"regions":[50],"silicon":[53],"die,":[54],"referred":[55],"dark":[58],"silicon.":[59],"This":[60],"paper":[61],"presents":[62],"reconfigurable":[64],"architecture":[65,152],"enable":[67],"effective":[68],"fine-grained":[69],"gating":[71],"unused":[73],"Logic":[74,103],"Blocks":[75],"(LBs)":[76],"FPGAs.":[78],"In":[79,127],"proposed":[81,129,151],"architecture,":[82],"traditional":[84],"soft":[85],"logic":[86],"replaced":[88],"with":[89],"Mega":[90],"Cells":[91],"(MCs),":[92],"each":[93],"consists":[94],"set":[97],"complementary":[99],"Generic":[100],"Reconfigurable":[101],"Hard":[102],"(GRHL)":[104],"and":[105,114,120,136,159,170],"conventional":[107],"Look-Up":[108],"Table":[109],"(LUT).":[110],"Both":[111],"GRHL":[112],"cells":[113],"LUTs":[115],"can":[116],"be":[117],"gated":[119],"turned":[121,140],"by":[123],"controlling":[124],"configuration":[125],"bits.":[126],"MC,":[130],"only":[131],"one":[132],"cell":[133],"active":[135],"others":[138],"are":[139],"off.":[141],"Experimental":[142],"results":[143],"on":[144],"MCNC":[145],"benchmark":[146],"suite":[147],"reveal":[148],"that":[149],"reduces":[153],"critical":[155],"path":[156],"delay,":[157],"power,":[158],"Power":[160],"Delay":[161],"Product":[162],"(PDP)":[163],"LBs":[165],"up":[166],"5.3%,":[168],"30.4%,":[169],"28.8%":[171],"compared":[173],"equivalent":[176],"LUT-based":[177],"architecture.":[178]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}