{"id":"https://openalex.org/W1989992146","doi":"https://doi.org/10.1109/fpl.2014.6927503","title":"Run-time power gating in hybrid ARM-FPGA devices","display_name":"Run-time power gating in hybrid ARM-FPGA devices","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1989992146","doi":"https://doi.org/10.1109/fpl.2014.6927503","mag":"1989992146"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000075032","display_name":"Mohammad Hosseinabady","orcid":"https://orcid.org/0000-0003-3989-4999"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Mohammad Hosseinabady","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005255540","display_name":"Jose Nunez\u2010Yanez","orcid":"https://orcid.org/0000-0002-5153-5481"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jose Luis Nunez-Yanez","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000075032"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":2.8441,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.90417563,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.819815993309021},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8085942268371582},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7676830291748047},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7081276178359985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6328254342079163},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5505098700523376},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5072195529937744},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.45918577909469604},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4575033485889435},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.45566290616989136},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.42201003432273865},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1991957128047943},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17025160789489746},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.160760760307312}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.819815993309021},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8085942268371582},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7676830291748047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7081276178359985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6328254342079163},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5505098700523376},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5072195529937744},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.45918577909469604},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4575033485889435},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.45566290616989136},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.42201003432273865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1991957128047943},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17025160789489746},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.160760760307312},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2014.6927503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/e11daa83-5706-4a78-a5a0-068472b90640","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/e11daa83-5706-4a78-a5a0-068472b90640","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J L 2014, Run-time power gating in hybrid ARM-FPGA devices. in Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014., 6927503, Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/FPL.2014.6927503","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2657170112","display_name":null,"funder_award_id":"EP/L00321X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1978172953","https://openalex.org/W1982824763","https://openalex.org/W2029663117","https://openalex.org/W2041557219","https://openalex.org/W2080556528","https://openalex.org/W2095014960","https://openalex.org/W2107848407","https://openalex.org/W2123400059","https://openalex.org/W2142464259","https://openalex.org/W2144034023","https://openalex.org/W2156672096"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2020434689","https://openalex.org/W2138778793","https://openalex.org/W1949070338","https://openalex.org/W2358819000","https://openalex.org/W2103368706"],"abstract_inverted_index":{"Energy":[0],"proportional":[1],"computing":[2],"(EPC)":[3],"enables":[4],"the":[5,52,60,111,119,123,132,140,152,165,169,175,178,181,185,191],"allocation":[6],"of":[7,33,62,142,167,180],"energy":[8,136],"to":[9,38,46,85,134,146,174,190],"tasks":[10],"depending":[11],"on":[12],"computational":[13],"demands.":[14],"Computing":[15],"at":[16],"full":[17,105],"speed":[18],"and":[19,41,144,177],"then":[20],"dynamically":[21],"turning":[22],"off":[23],"modules":[24],"when":[25,151,184],"they":[26],"are":[27],"not":[28],"required":[29],"for":[30,131],"a":[31,70,74,91,104],"period":[32],"time":[34,121],"can":[35,107],"be":[36,108,135,188],"used":[37],"obtain":[39],"EPC":[40],"it":[42],"is":[43,54,83,138,155],"an":[44],"alternative":[45],"voltage":[47,154,171],"scaling":[48],"techniques":[49],"in":[50,73,128,139],"which":[51],"computation":[53],"slowed":[55],"down.":[56],"This":[57],"paper":[58,97],"investigates":[59],"viability":[61],"physical":[63],"power":[64,76,80,100,148],"gating":[65,81],"FPGA":[66,124,176],"devices":[67,88],"that":[68,89,99,118,122],"incorporate":[69,90],"hardened":[71,92],"processor":[72,113],"different":[75],"domain.":[77],"The":[78,96,115],"run-time":[79],"approach":[82],"applied":[84],"Xilinx":[86],"ZYNQ":[87],"Cortex":[93],"A9":[94],"multi-processor.":[95],"demonstrates":[98],"down":[101],"followed":[102],"by":[103,110],"reconfiguration":[106,182],"controlled":[109],"embedded":[112],"autonomously.":[114],"results":[116,161],"show":[117],"minimum":[120],"fabric":[125,153],"must":[126,187],"remain":[127],"power-off":[129],"state":[130],"technique":[133],"efficient":[137],"order":[141],"milliseconds":[143],"up":[145],"96%":[147],"reduction":[149],"occurs":[150],"lowered":[156],"below":[157],"critical":[158],"level.":[159],"These":[160],"take":[162],"into":[163],"account":[164],"overheads":[166],"controlling":[168],"programmable":[170],"regulators":[172],"interfaced":[173],"overhead":[179],"needed":[183],"device":[186],"returned":[189],"active":[192],"state.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-16T09:10:04.655348","created_date":"2025-10-10T00:00:00"}