{"id":"https://openalex.org/W2089122355","doi":"https://doi.org/10.1109/fpl.2014.6927494","title":"FPGA architecture support for heterogeneous, relocatable partial bitstreams","display_name":"FPGA architecture support for heterogeneous, relocatable partial bitstreams","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2089122355","doi":"https://doi.org/10.1109/fpl.2014.6927494","mag":"2089122355"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-01017184","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024598168","display_name":"Christophe Huriaux","orcid":"https://orcid.org/0000-0002-7000-0116"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Huriaux","raw_affiliation_strings":["Universite de Rennes 1, Rennes, Bretagne, FR","Univ. of Rennes 1 -- IRISA, Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universite de Rennes 1, Rennes, Bretagne, FR","institution_ids":["https://openalex.org/I56067802"]},{"raw_affiliation_string":"Univ. of Rennes 1 -- IRISA, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012353019","display_name":"Olivier Sentieys","orcid":"https://orcid.org/0000-0003-4334-6418"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Sentieys","raw_affiliation_strings":["IRISA, Rennes, Bretagne, FR","Inria, IRISA, Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRISA, Rennes, Bretagne, FR","institution_ids":["https://openalex.org/I2802519937"]},{"raw_affiliation_string":"Inria, IRISA, Lannion, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["University of Massachusetts Amherst, Amherst, MA, US","Department of Electrical and Computer Engineering, University of Massachusetts Amherst, 01003, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, Amherst, MA, US","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts Amherst, 01003, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8057310581207275},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7816480398178101},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7559374570846558},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6060556769371033},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6058422923088074},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.584225058555603},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5322074294090271},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5142926573753357},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4462222754955292},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44311583042144775},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4359338879585266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.384101003408432},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36017143726348877},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08627909421920776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8057310581207275},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7816480398178101},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7559374570846558},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6060556769371033},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6058422923088074},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.584225058555603},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5322074294090271},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5142926573753357},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4462222754955292},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44311583042144775},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4359338879585266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.384101003408432},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36017143726348877},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08627909421920776},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2014.6927494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01017184v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01017184","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPL - 24th International Conference on Field Programmable Logic and Applications, Sep 2014, Munich, Germany. ⟨10.1109/FPL.2014.6927494⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01017184v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-01017184","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPL - 24th International Conference on Field Programmable Logic and Applications, Sep 2014, Munich, Germany. ⟨10.1109/FPL.2014.6927494⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1480230076","https://openalex.org/W1523051745","https://openalex.org/W1987910305","https://openalex.org/W2024021388","https://openalex.org/W2074551907","https://openalex.org/W2093703022","https://openalex.org/W2101906611","https://openalex.org/W2106602404","https://openalex.org/W2117183361","https://openalex.org/W2117513278","https://openalex.org/W2118398425","https://openalex.org/W2129487136","https://openalex.org/W2138383740","https://openalex.org/W2144025757","https://openalex.org/W2156520205","https://openalex.org/W2164396286","https://openalex.org/W3140634308","https://openalex.org/W4249745519"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"The":[0],"use":[1,20],"of":[2,17,35,55,58,106,146,160],"partial":[3,36,80,107],"dynamic":[4],"reconfiguration":[5],"in":[6,11,45,48,123,127],"FPGA-based":[7],"systems":[8],"has":[9,23,67],"grown":[10],"recent":[12],"years":[13],"as":[14,87],"the":[15,49,53,104,124,139,144,152],"spectrum":[16],"applications":[18],"which":[19,38,41,82,101],"this":[21,94,168],"feature":[22],"increased.":[24],"For":[25],"these":[26,118],"systems,":[27],"it":[28,74],"is":[29,75],"desirable":[30],"to":[31,65,70,78,114,155],"create":[32],"a":[33,174],"series":[34],"bitstreams":[37,81,108],"represent":[39],"tasks":[40],"can":[42,170],"be":[43,71,171],"located":[44,122],"multiple":[46],"regions":[47],"FPGA":[50,98,153],"fabric.":[51],"While":[52],"transferal":[54],"homogeneous":[56],"collections":[57],"lookup-table":[59],"based":[60],"logic":[61],"blocks":[62],"from":[63,112],"region":[64,66,113,115],"been":[68],"shown":[69],"relatively":[72,175],"straightforward,":[73],"more":[76],"difficult":[77],"transfer":[79],"contain":[83],"fixed-function":[84,110,162],"resources,":[85],"such":[86],"block":[88],"RAMs":[89],"and":[90,178],"DSP":[91],"blocks.":[92],"In":[93],"paper":[95],"we":[96],"consider":[97],"architecture":[99,154],"enhancements":[100],"allow":[102,156],"for":[103,157,173],"migration":[105,140,159],"including":[109],"resources":[111,119,150],"even":[116],"if":[117],"are":[120],"not":[121,133],"same":[125],"position":[126],"each":[128],"region.":[129],"Our":[130,164],"approach":[131],"does":[132],"require":[134],"significant,":[135],"time-consuming":[136],"place-and-route":[137],"during":[138],"process.":[141],"We":[142],"quantify":[143],"cost":[145],"inserting":[147],"additional":[148],"routing":[149],"into":[151],"easy":[158],"heterogeneous,":[161],"resources.":[163],"experiments":[165],"show":[166],"that":[167],"flexibility":[169],"added":[172],"low":[176],"overhead":[177],"performance":[179],"penalty.":[180]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}