{"id":"https://openalex.org/W2063044603","doi":"https://doi.org/10.1109/fpl.2014.6927491","title":"Hierarchical reconfiguration of FPGAs","display_name":"Hierarchical reconfiguration of FPGAs","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2063044603","doi":"https://doi.org/10.1109/fpl.2014.6927491","mag":"2063044603"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.manchester.ac.uk/ws/files/33422478/FULL_TEXT.PDF","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["The University of Manchester","The University of Manchester - UK"],"affiliations":[{"raw_affiliation_string":"The University of Manchester","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"The University of Manchester - UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018892773","display_name":"Christian Beckhoff","orcid":null},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Christian Beckhoff","raw_affiliation_strings":["University of Oslo","University of Oslo , Norway"],"affiliations":[{"raw_affiliation_string":"University of Oslo","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"University of Oslo , Norway","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064000482"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.5752,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8332623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.97843998670578},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8378829956054688},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8314153552055359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7870892286300659},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4805608093738556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47830086946487427},{"id":"https://openalex.org/keywords/multiplicative-function","display_name":"Multiplicative function","score":0.44998642802238464},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41531747579574585},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.1237722635269165},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09386381506919861},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06142356991767883},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.05945307016372681}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.97843998670578},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8378829956054688},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8314153552055359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7870892286300659},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4805608093738556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47830086946487427},{"id":"https://openalex.org/C42747912","wikidata":"https://www.wikidata.org/wiki/Q1048447","display_name":"Multiplicative function","level":2,"score":0.44998642802238464},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41531747579574585},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.1237722635269165},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09386381506919861},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06142356991767883},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.05945307016372681},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2014.6927491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/9086365a-5839-4346-a91c-f71594eeb0bb","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/9086365a-5839-4346-a91c-f71594eeb0bb","pdf_url":"https://pure.manchester.ac.uk/ws/files/33422478/FULL_TEXT.PDF","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Koch, D & Herkersdorf, A (ed.) 2014, Hierarchical reconfiguration of FPGAs. in A Herkersdorf (ed.), Proceedings of the 24th International Conference on Field Programmable Logic and Applications. IEEE, USA, pp. 1-8, Field Programmable Logic and Applications (FPL), Munich, 2/09/14. https://doi.org/10.1109/FPL.2014.6927491","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/9086365a-5839-4346-a91c-f71594eeb0bb","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/hierarchical-reconfiguration-of-fpgas(9086365a-5839-4346-a91c-f71594eeb0bb).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/9086365a-5839-4346-a91c-f71594eeb0bb","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/9086365a-5839-4346-a91c-f71594eeb0bb","pdf_url":"https://pure.manchester.ac.uk/ws/files/33422478/FULL_TEXT.PDF","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Koch, D & Herkersdorf, A (ed.) 2014, Hierarchical reconfiguration of FPGAs. in A Herkersdorf (ed.), Proceedings of the 24th International Conference on Field Programmable Logic and Applications. IEEE, USA, pp. 1-8, Field Programmable Logic and Applications (FPL), Munich, 2/09/14. https://doi.org/10.1109/FPL.2014.6927491","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G3829048491","display_name":null,"funder_award_id":"FP7/2007-2013","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4629742149","display_name":"Advanced Analytics for EXtremely Large European Databases","funder_award_id":"318633","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5593277320","display_name":null,"funder_award_id":"2007-2013","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5702163051","display_name":null,"funder_award_id":"FP7/2007","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2063044603.pdf","grobid_xml":"https://content.openalex.org/works/W2063044603.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W92551552","https://openalex.org/W600520643","https://openalex.org/W1608570110","https://openalex.org/W2060519984","https://openalex.org/W2102800620","https://openalex.org/W2118073772","https://openalex.org/W2127256956","https://openalex.org/W2131595909","https://openalex.org/W2148513374","https://openalex.org/W2157367913","https://openalex.org/W2157855196","https://openalex.org/W2183064252","https://openalex.org/W2884797247","https://openalex.org/W6603742510","https://openalex.org/W6686206303"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4319430423","https://openalex.org/W2340647897","https://openalex.org/W4390224957","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469"],"abstract_inverted_index":{"Partial":[0],"reconfiguration":[1,28,117,122],"allows":[2],"some":[3],"applications":[4],"to":[5,76,82,114],"substantially":[6],"save":[7],"FPGA":[8],"area":[9],"by":[10,25],"time":[11],"sharing":[12],"resources":[13],"among":[14],"multiple":[15],"modules.":[16],"In":[17],"this":[18,22],"paper,":[19],"we":[20,57],"push":[21],"approach":[23],"further":[24],"introducing":[26],"hierarchical":[27,121],"where":[29,42,49],"reconfigurable":[30,34,95,100],"modules":[31,44,50,86],"can":[32,51,69],"have":[33,45],"submodules.":[35,88],"This":[36],"is":[37],"useful":[38],"for":[39],"complex":[40],"systems":[41],"many":[43],"common":[46],"parts":[47],"or":[48],"share":[52],"components.":[53],"For":[54],"such":[55],"systems,":[56],"show":[58],"that":[59],"the":[60,65,83],"number":[61,84],"of":[62,85,93,124],"bitstreams":[63],"and":[64,87,98,112],"bitstream":[66,109],"storage":[67,110],"requirements":[68],"be":[70],"scaled":[71],"down":[72],"from":[73],"a":[74,106],"multiplicative":[75],"an":[77],"additive":[78],"behavior":[79],"with":[80],"respect":[81],"A":[89],"case":[90],"study":[91],"consisting":[92],"different":[94],"softcore":[96],"CPUs":[97],"hierarchically":[99],"custom":[101],"instruction":[102],"set":[103],"extensions":[104],"demonstrates":[105],"18.7\u00d7":[107],"lower":[108],"requirement":[111],"up":[113],"10\u00d7":[115],"faster":[116],"speed":[118],"when":[119],"using":[120,125],"instead":[123],"conventional":[126],"single-level":[127],"module-based":[128],"reconfiguration.":[129]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}