{"id":"https://openalex.org/W2604383488","doi":"https://doi.org/10.1109/fpl.2014.6927488","title":"The LEAP FPGA operating system","display_name":"The LEAP FPGA operating system","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2604383488","doi":"https://doi.org/10.1109/fpl.2014.6927488","mag":"2604383488"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027505039","display_name":"Kermin Fleming","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kermin Fleming","raw_affiliation_strings":["VSSAD Group, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101767631","display_name":"Hsin-Jung Yang","orcid":"https://orcid.org/0000-0002-0990-7763"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsin-Jung Yang","raw_affiliation_strings":["Computer Science and A.I. Laboratory, Massachusetts Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and A.I. Laboratory, Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Adler","raw_affiliation_strings":["VSSAD Group, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Computer Science and A.I. Laboratory, Massachusetts Institute of Technology","VSSAD Group, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and A.I. Laboratory, Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"VSSAD Group, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8585270047187805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8168147206306458},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8062359094619751},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6210616230964661},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5916805863380432},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5517416596412659},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5048442482948303},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4755144715309143},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39728718996047974},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35491546988487244}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8585270047187805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8168147206306458},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8062359094619751},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6210616230964661},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5916805863380432},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5517416596412659},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5048442482948303},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4755144715309143},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39728718996047974},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35491546988487244},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1569239740","https://openalex.org/W1983394510","https://openalex.org/W2022128349","https://openalex.org/W2060736133","https://openalex.org/W2095353352","https://openalex.org/W2127303041","https://openalex.org/W2148658001","https://openalex.org/W2160566592","https://openalex.org/W2160955218","https://openalex.org/W4240313904"],"related_works":["https://openalex.org/W2128640905","https://openalex.org/W2011460173","https://openalex.org/W2021092055","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137"],"abstract_inverted_index":{"FPGAs":[0,20,36,117],"offer":[1],"attractive":[2],"power":[3],"and":[4],"performance":[5],"for":[6,73,102,133],"many":[7,120],"applications,":[8],"especially":[9],"relative":[10],"to":[11,51,159],"traditional":[12],"sequential":[13],"architectures.":[14],"In":[15,65],"spite":[16],"of":[17,34,97,116,136,151],"these":[18],"advantages,":[19],"have":[21],"been":[22],"deployed":[23],"in":[24,42],"only":[25],"a":[26,94],"few,":[27],"niche":[28],"domains.We":[29],"argue":[30],"that":[31,57,119,140],"the":[32,53,70,88,114],"difficulty":[33],"programming":[35,90],"all":[37,52],"but":[38],"precludes":[39],"their":[40],"use":[41],"more":[43],"general":[44],"systems:":[45],"FPGA":[46,78,89,152,161],"programmers":[47],"are":[48,111],"currently":[49],"exposed":[50],"gory":[54],"system":[55,80],"details":[56],"software":[58,106],"operating":[59,79,107],"systems":[60,108],"long":[61],"ago":[62],"abstracted":[63],"away.":[64],"this":[66],"work,":[67],"we":[68],"present":[69,129],"Latency-insensitive":[71],"Environment":[72],"Application":[74],"Programming":[75],"(LEAP),":[76],"an":[77,130],"built":[81],"around":[82],"latency-insensitive":[83,99],"communications":[84],"channels.":[85],"LEAP":[86,141],"alleviates":[87],"problem":[91],"by":[92,154],"providing":[93],"rich":[95],"set":[96],"portable":[98],"abstraction":[100],"layers":[101],"program":[103],"development.":[104],"Unlike":[105],"services,":[109],"which":[110],"generally":[112],"dynamic,":[113],"nature":[115],"requires":[118],"configuration":[121],"decisions":[122],"be":[123],"made":[124],"at":[125],"compile":[126],"time.":[127],"We":[128,138],"extensible":[131],"interface":[132],"compile-time":[134],"management":[135],"resources.":[137],"demonstrate":[139],"provides":[142],"design":[143],"portability,":[144],"while":[145],"consuming":[146],"as":[147,149],"little":[148],"3%":[150],"area,":[153],"mapping":[155],"several":[156],"designs":[157],"on":[158],"various":[160],"platforms.":[162]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}