{"id":"https://openalex.org/W2023461533","doi":"https://doi.org/10.1109/fpl.2014.6927481","title":"A scalable, serially-equivalent, high-quality parallel placement methodology suitable for modern multicore and GPU architectures","display_name":"A scalable, serially-equivalent, high-quality parallel placement methodology suitable for modern multicore and GPU architectures","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2023461533","doi":"https://doi.org/10.1109/fpl.2014.6927481","mag":"2023461533"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059685792","display_name":"Christian Fobel","orcid":"https://orcid.org/0000-0001-7602-4699"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Christian Fobel","raw_affiliation_strings":["School of Computer Science, University of Guelph, Guelph, Ontario, Canada","School of Computer Science University of Guelph Ontario Canada"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Guelph, Guelph, Ontario, Canada","institution_ids":["https://openalex.org/I79817857"]},{"raw_affiliation_string":"School of Computer Science University of Guelph Ontario Canada","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068888605","display_name":"Gary Gr\u00e9wal","orcid":"https://orcid.org/0000-0003-0845-6929"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gary Grewal","raw_affiliation_strings":["School of Computer Science, University of Guelph, Guelph, Ontario, Canada","School of Computer Science University of Guelph Ontario Canada"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Guelph, Guelph, Ontario, Canada","institution_ids":["https://openalex.org/I79817857"]},{"raw_affiliation_string":"School of Computer Science University of Guelph Ontario Canada","institution_ids":["https://openalex.org/I79817857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084924303","display_name":"Deborah Stacey","orcid":"https://orcid.org/0000-0002-2019-9905"},"institutions":[{"id":"https://openalex.org/I79817857","display_name":"University of Guelph","ror":"https://ror.org/01r7awg59","country_code":"CA","type":"education","lineage":["https://openalex.org/I79817857"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Deborah Stacey","raw_affiliation_strings":["School of Computer Science, University of Guelph, Guelph, Ontario, Canada","School of Computer Science University of Guelph Ontario Canada"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Guelph, Guelph, Ontario, Canada","institution_ids":["https://openalex.org/I79817857"]},{"raw_affiliation_string":"School of Computer Science University of Guelph Ontario Canada","institution_ids":["https://openalex.org/I79817857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059685792"],"corresponding_institution_ids":["https://openalex.org/I79817857"],"apc_list":null,"apc_paid":null,"fwci":0.8373,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.76862424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8495548963546753},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.79648357629776},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7455762624740601},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.7037411332130432},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6708275079727173},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5794447660446167},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5615604519844055},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5388402938842773},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.43555331230163574},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4139782190322876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2771154046058655},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.27623042464256287},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19815203547477722},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14494389295578003}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8495548963546753},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.79648357629776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7455762624740601},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.7037411332130432},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6708275079727173},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5794447660446167},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5615604519844055},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5388402938842773},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.43555331230163574},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4139782190322876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2771154046058655},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.27623042464256287},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19815203547477722},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14494389295578003},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1545099940","https://openalex.org/W2035847677","https://openalex.org/W2064997970","https://openalex.org/W2085374061","https://openalex.org/W2095954771","https://openalex.org/W2104079056","https://openalex.org/W2158961316"],"related_works":["https://openalex.org/W2471703348","https://openalex.org/W1968931833","https://openalex.org/W2122425352","https://openalex.org/W108855261","https://openalex.org/W2098132017","https://openalex.org/W4244167835","https://openalex.org/W2031837447","https://openalex.org/W2132668926","https://openalex.org/W2777275369","https://openalex.org/W4285297227"],"abstract_inverted_index":{"Placement":[0],"and":[1,85,104,142],"routing":[2],"run-times":[3],"continue":[4,18],"to":[5,19,25,46,78],"dominate":[6],"the":[7,13,33,41,44,65,73,76,160],"automated":[8],"FPGA":[9,16,30],"design":[10,31,108],"flow.":[11],"As":[12],"size":[14,42,74],"of":[15,35,43,67,75,91,135,162],"architectures":[17],"grow":[20],"exponentially,":[21],"it":[22],"remains":[23],"critical":[24],"develop":[26],"parallel":[27,58,68,96,115],"tools":[28],"for":[29,57,111],"where":[32,64,129],"amount":[34,66],"exposed":[36],"concurrent":[37],"work":[38,69,154],"scales":[39,71],"with":[40,72,139],"designs":[45],"be":[47,79],"synthesized.":[48],"In":[49],"this":[50,153],"paper,":[51],"we":[52,118,130],"propose":[53],"a":[54,132,163],"novel":[55],"algorithm":[56],"placement,":[59],"based":[60],"on":[61],"simulated":[62],"annealing,":[63],"directly":[70],"net-list":[77],"placed.":[80],"Our":[81],"approach":[82],"concurrently":[83],"evaluates":[84],"conditionally":[86],"applies":[87],"very":[88],"large":[89],"sets":[90],"non-conflicting":[92],"swaps":[93],"using":[94],"common":[95],"computing":[97,116],"primitives,":[98],"including":[99],"stream":[100],"compaction,":[101],"category":[102],"reduction,":[103],"sort.":[105],"While":[106],"our":[107,122],"is":[109,155],"suitable":[110],"targeting":[112],"all":[113],"modern":[114],"platforms,":[117],"present":[119],"results":[120],"from":[121],"implementation":[123],"which":[124],"targets":[125],"NVIDIA's":[126],"CUDA":[127],"platform,":[128],"achieve":[131],"mean":[133],"speed-up":[134],"19x":[136],"over":[137],"VPR":[138],"post-routing":[140],"critical-path-delay":[141],"wire-length":[143],"quality":[144],"that":[145,152],"matches":[146],"or":[147],"exceeds":[148],"VPR.":[149],"We":[150],"believe":[151],"an":[156],"important":[157],"step":[158],"towards":[159],"development":[161],"scalable,":[164],"high-quality":[165],"placement":[166],"tool.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}