{"id":"https://openalex.org/W2084975433","doi":"https://doi.org/10.1109/fpl.2014.6927473","title":"FPGA implementation of an interior point method for high-speed model predictive control","display_name":"FPGA implementation of an interior point method for high-speed model predictive control","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2084975433","doi":"https://doi.org/10.1109/fpl.2014.6927473","mag":"2084975433"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108081043","display_name":"Junyi Liu","orcid":"https://orcid.org/0009-0000-0565-8299"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Junyi Liu","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, United Kingdom","Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010867744","display_name":"Helfried Peyrl","orcid":null},"institutions":[{"id":"https://openalex.org/I885143765","display_name":"ABB (Switzerland)","ror":"https://ror.org/00ks5vt51","country_code":"CH","type":"company","lineage":["https://openalex.org/I885143765"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Helfried Peyrl","raw_affiliation_strings":["ABB Corporate Research, Baden-Dattwil, Switzerland","ABB Corporate Research, Segelhofstrasse 1K, 5405 Baden-Dattwil, Switzerland"],"affiliations":[{"raw_affiliation_string":"ABB Corporate Research, Baden-Dattwil, Switzerland","institution_ids":["https://openalex.org/I885143765"]},{"raw_affiliation_string":"ABB Corporate Research, Segelhofstrasse 1K, 5405 Baden-Dattwil, Switzerland","institution_ids":["https://openalex.org/I885143765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunication Circuits Laboratory, Ecole Polytechnique Federale de Lausanne (EPFL), Switzerland","[Telecommunication Circuits Laboratory, \u00c9cole polytechnique f\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland.]"],"affiliations":[{"raw_affiliation_string":"Telecommunication Circuits Laboratory, Ecole Polytechnique Federale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Telecommunication Circuits Laboratory, \u00c9cole polytechnique f\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland.]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, United Kingdom","Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, SW7 2AZ, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108081043"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":2.4345,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89980894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10791","display_name":"Advanced Control Systems Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10791","display_name":"Advanced Control Systems Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11236","display_name":"Control Systems and Identification","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9079592227935791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7360478043556213},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6363368034362793},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.6211901903152466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.523430347442627},{"id":"https://openalex.org/keywords/model-predictive-control","display_name":"Model predictive control","score":0.5176649689674377},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5164344906806946},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.49662142992019653},{"id":"https://openalex.org/keywords/interior-point-method","display_name":"Interior point method","score":0.44038066267967224},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34472668170928955},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3268364369869232},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.2869755029678345},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1701039969921112},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0803297758102417}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9079592227935791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7360478043556213},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6363368034362793},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.6211901903152466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.523430347442627},{"id":"https://openalex.org/C172205157","wikidata":"https://www.wikidata.org/wiki/Q1782962","display_name":"Model predictive control","level":3,"score":0.5176649689674377},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5164344906806946},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.49662142992019653},{"id":"https://openalex.org/C155253501","wikidata":"https://www.wikidata.org/wiki/Q461992","display_name":"Interior point method","level":2,"score":0.44038066267967224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34472668170928955},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3268364369869232},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.2869755029678345},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1701039969921112},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0803297758102417},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1518039036","https://openalex.org/W1519818083","https://openalex.org/W1552338736","https://openalex.org/W1561941139","https://openalex.org/W1603657390","https://openalex.org/W2016331189","https://openalex.org/W2017369466","https://openalex.org/W2026079951","https://openalex.org/W2043724067","https://openalex.org/W2059730063","https://openalex.org/W2073787051","https://openalex.org/W2074168837","https://openalex.org/W2086867325","https://openalex.org/W2105610663","https://openalex.org/W2116773335","https://openalex.org/W2159523129","https://openalex.org/W2213594914","https://openalex.org/W6631064487","https://openalex.org/W6665190516","https://openalex.org/W6668772885"],"related_works":["https://openalex.org/W4378529241","https://openalex.org/W1990079087","https://openalex.org/W2060165215","https://openalex.org/W2101188133","https://openalex.org/W2746454974","https://openalex.org/W200853570","https://openalex.org/W3098859585","https://openalex.org/W2806213018","https://openalex.org/W1982150706","https://openalex.org/W2038293309"],"abstract_inverted_index":{"In":[0,72],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,56],"hardware":[6,45],"architecture":[7,104],"for":[8,14,67],"implementing":[9],"an":[10,51,94],"interior":[11],"point":[12],"method":[13],"model":[15],"predictive":[16],"control":[17,70,111],"(MPC)":[18],"on":[19,55],"field":[20],"programmable":[21],"gate":[22],"arrays":[23],"(FPGA).":[24],"The":[25,114],"FPGA":[26,76,116],"implementation":[27,46,53],"allows":[28],"the":[29,78,82,87,99,103,120],"solution":[30,80,117],"of":[31,102,122,139],"quadratic":[32],"programs":[33],"occurring":[34],"in":[35,129],"MPC":[36,127],"at":[37],"very":[38],"high":[39],"speed.":[40],"Experiments":[41],"show":[42],"that":[43,133],"our":[44],"is":[47],"able":[48],"to":[49,74,109],"outperform":[50],"software":[52],"running":[54],"high-end":[57],"CPU":[58],"while":[59],"consuming":[60],"significantly":[61],"less":[62],"power":[63],"making":[64],"it":[65],"well-suited":[66],"embedded":[68,130],"industrial":[69],"applications.":[71],"contrast":[73],"existing":[75],"implementations,":[77],"proposed":[79,115],"exploits":[81],"MPC-specific":[83],"problem":[84,112],"structure":[85],"with":[86],"direct":[88],"linear":[89],"equation":[90],"solver":[91],"and":[92],"uses":[93],"efficient":[95],"predictor-corrector":[96],"algorithm.":[97],"Moreover,":[98],"modular":[100],"design":[101],"simplifies":[105],"customization":[106],"or":[107,125],"extension":[108],"special":[110],"classes.":[113],"can":[118],"broaden":[119],"applicability":[121],"solving":[123],"complex":[124],"large":[126],"problems":[128],"computing":[131],"platforms":[132],"were":[134],"so":[135],"far":[136],"considered":[137],"out":[138],"reach.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
