{"id":"https://openalex.org/W2025527656","doi":"https://doi.org/10.1109/fpl.2014.6927461","title":"A semi-supervised modeling approach for performance characterization of FPGA architectures","display_name":"A semi-supervised modeling approach for performance characterization of FPGA architectures","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2025527656","doi":"https://doi.org/10.1109/fpl.2014.6927461","mag":"2025527656"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059905480","display_name":"Liqun Yang","orcid":"https://orcid.org/0000-0002-3786-8458"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liqun Yang","raw_affiliation_strings":["System on Programmable Chip Research Department, Chinese Academy of Sciences","University of Chinese Academy of Sciences,  China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System on Programmable Chip Research Department, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences,  China;","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110045533","display_name":"H.-K. Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haigang Yang","raw_affiliation_strings":["System on Programmable Chip Research Department, Chinese Academy of Sciences","System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System on Programmable Chip Research Department, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100318407","display_name":"Wei Li","orcid":"https://orcid.org/0000-0003-2394-8745"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["System on Programmable Chip Research Department, Chinese Academy of Sciences","System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System on Programmable Chip Research Department, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100319826","display_name":"Zhihua Li","orcid":"https://orcid.org/0000-0001-9630-3644"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Li","raw_affiliation_strings":["System on Programmable Chip Research Department, Chinese Academy of Sciences","University of Chinese Academy of Sciences,  China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System on Programmable Chip Research Department, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences,  China;","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102845279","display_name":"Zhihong Huang","orcid":"https://orcid.org/0000-0002-4235-2587"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihong Huang","raw_affiliation_strings":["System on Programmable Chip Research Department, Chinese Academy of Sciences","System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System on Programmable Chip Research Department, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005352722","display_name":"Colin Yu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Colin Yu Lin","raw_affiliation_strings":["System on Programmable Chip Research Department, Chinese Academy of Sciences","System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System on Programmable Chip Research Department, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"System on Programmable Chip Research Department, Institute of Electronics, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I19820366"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8760030269622803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7759617567062378},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6220685839653015},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5330143570899963},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5326739549636841},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5205560326576233},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4998817443847656},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4878716468811035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47327566146850586},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4580695629119873},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44581931829452515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.415300577878952},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3316539525985718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09395337104797363}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8760030269622803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7759617567062378},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6220685839653015},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5330143570899963},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5326739549636841},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5205560326576233},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4998817443847656},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4878716468811035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47327566146850586},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4580695629119873},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44581931829452515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.415300577878952},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3316539525985718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09395337104797363},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1528837436","https://openalex.org/W1596324102","https://openalex.org/W1964817316","https://openalex.org/W2049823658","https://openalex.org/W2082947990","https://openalex.org/W2098974564","https://openalex.org/W2111158608","https://openalex.org/W2113645429","https://openalex.org/W2123307386","https://openalex.org/W2131609469","https://openalex.org/W2131696304","https://openalex.org/W2138383740","https://openalex.org/W2163599210","https://openalex.org/W2316166351","https://openalex.org/W6674916494","https://openalex.org/W7020714654"],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W2091330445","https://openalex.org/W4313341326","https://openalex.org/W1973069902","https://openalex.org/W2029518208","https://openalex.org/W2269990635","https://openalex.org/W2139127070","https://openalex.org/W1968547622","https://openalex.org/W4365793791","https://openalex.org/W2024329643"],"abstract_inverted_index":{"An":[0],"approach":[1,19,96,110],"to":[2,35,53,77,116],"estimate":[3],"the":[4,37,47,54,58,72,90,94,108,120],"performance":[5,38,48,91],"of":[6,39,125],"FPGA":[7,74],"architectures":[8],"is":[9,43],"proposed":[10,18,95,109],"based":[11],"on":[12,100],"semi-supervised":[13],"model":[14],"tree":[15],"algorithm.":[16],"The":[17],"avoids":[20],"synthesizing,":[21],"mapping,":[22],"packing,":[23],"placing":[24],"and":[25,97,118],"routing,":[26],"which":[27],"are":[28,87],"essential":[29],"steps":[30],"in":[31,129],"a":[32,83,101],"traditional":[33,59],"flow":[34,63],"obtain":[36],"FPGA.":[40],"Thus":[41],"it":[42],"time":[44,121],"efficient":[45],"while":[46],"predicted":[49],"maintains":[50],"quite":[51],"close":[52],"result":[55],"obtained":[56,92],"through":[57],"method":[60],"(a":[61],"tool":[62],"called":[64],"VTR).":[65],"This":[66],"can":[67],"be":[68],"utilized":[69,128],"effectively":[70],"during":[71],"early":[73],"design":[75,131],"stage":[76],"choose":[78],"an":[79],"optimal":[80],"architecture":[81,130],"under":[82],"certain":[84],"metric.":[85],"Comparisons":[86],"made":[88],"between":[89],"by":[93,98,123],"VTR":[99],"commercial":[102],"40nm":[103],"technology.":[104],"Results":[105],"show":[106],"that":[107],"has":[111],"MRE":[112],"below":[113],"7.62%":[114],"compared":[115],"VTR,":[117],"improves":[119],"cost":[122],"thousands":[124],"times":[126],"when":[127],"space":[132],"exploration.":[133]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}