{"id":"https://openalex.org/W2014791562","doi":"https://doi.org/10.1109/fpl.2014.6927460","title":"A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory","display_name":"A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2014791562","doi":"https://doi.org/10.1109/fpl.2014.6927460","mag":"2014791562"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927460","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Qian Zhao","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Graduate School of Science and Technology, Kumamoto University,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University,,Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079207813","display_name":"Kyosei Yanagida","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kyosei Yanagida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Graduate School of Science and Technology, Kumamoto University,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University,,Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Graduate School of Science and Technology, Kumamoto University,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University,,Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Graduate School of Science and Technology, Kumamoto University,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University,,Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Graduate School of Science and Technology, Kumamoto University,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University,,Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Graduate School of Science and Technology, Kumamoto University,,Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University,,Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5051831948"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":0.8373,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76724703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7997000217437744},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7241446375846863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7190828323364258},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5775437355041504},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5412141680717468},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5409016013145447},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5391462445259094},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.514043927192688},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4777054786682129},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47084781527519226},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.463329941034317},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4612705707550049},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4582798182964325},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4582166075706482},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43070170283317566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.417632132768631},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41423434019088745},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38570520281791687},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3760020136833191},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35719892382621765},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3490292429924011},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2832961082458496},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2303738296031952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15787094831466675},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10884886980056763}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7997000217437744},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7241446375846863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7190828323364258},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5775437355041504},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5412141680717468},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5409016013145447},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5391462445259094},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.514043927192688},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4777054786682129},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47084781527519226},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.463329941034317},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4612705707550049},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4582798182964325},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4582166075706482},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43070170283317566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.417632132768631},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41423434019088745},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38570520281791687},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3760020136833191},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35719892382621765},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3490292429924011},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2832961082458496},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2303738296031952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15787094831466675},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10884886980056763},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927460","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1993232175","https://openalex.org/W2005602803","https://openalex.org/W2024203951","https://openalex.org/W2100955320","https://openalex.org/W2102047509","https://openalex.org/W2104606487","https://openalex.org/W2113469110","https://openalex.org/W2113645429","https://openalex.org/W2120569261","https://openalex.org/W2133743520","https://openalex.org/W2150281391","https://openalex.org/W3143008962","https://openalex.org/W6675636599"],"related_works":["https://openalex.org/W2480852620","https://openalex.org/W2246445978","https://openalex.org/W2182398074","https://openalex.org/W2118828191","https://openalex.org/W3081983157","https://openalex.org/W2135636985","https://openalex.org/W4237841534","https://openalex.org/W3023652529","https://openalex.org/W2071567894","https://openalex.org/W2030707889"],"abstract_inverted_index":{"Most":[0],"modern":[1],"field-programmable":[2],"gate":[3],"arrays":[4],"(FPGAs)":[5],"employ":[6],"a":[7,17,29,51],"look-up":[8],"table":[9],"(LUT)":[10],"as":[11,67],"their":[12],"basic":[13],"logic":[14,77,80],"cell.":[15],"Although":[16],"k-input":[18,23],"LUT":[19],"can":[20],"implement":[21],"any":[22],"logic,":[24],"its":[25],"functionality":[26],"relies":[27],"on":[28],"large":[30],"amount":[31],"of":[32,42,92,95],"configuration":[33,43,69,84,87,111],"memory.":[34],"As":[35],"FPGA":[36],"scales":[37],"improve,":[38],"the":[39,59],"increased":[40],"quantity":[41],"memory":[44,70,88,112],"cells":[45,71,81],"required":[46],"for":[47,98],"FPGAs":[48,107],"will":[49,64],"require":[50],"larger":[52],"area":[53,116],"and":[54,113],"consume":[55],"more":[56,68],"power.":[57],"Moreover,":[58],"soft-error":[60],"rate":[61],"per":[62],"device":[63],"also":[65],"increase":[66],"are":[72],"embedded.":[73],"We":[74],"propose":[75],"scalable":[76],"modules":[78],"(SLMs),":[79],"requiring":[82],"less":[83,110],"memory,":[85],"reducing":[86],"by":[89],"making":[90],"use":[91,108],"partial":[93],"functions":[94],"Shannon":[96],"expansion":[97],"frequently":[99],"appearing":[100],"logics.":[101],"Experimental":[102],"results":[103],"show":[104],"that":[105],"SLM-based":[106],"much":[109],"have":[114],"smaller":[115],"than":[117],"conventional":[118],"LUT-based":[119],"FPGAs.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}