{"id":"https://openalex.org/W2075329791","doi":"https://doi.org/10.1109/fpl.2014.6927456","title":"Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays","display_name":"Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2075329791","doi":"https://doi.org/10.1109/fpl.2014.6927456","mag":"2075329791"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927456","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061846371","display_name":"Davor Capalija","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Davor Capalija","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, ON, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, ON, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080157948","display_name":"Tarek S. Abdelrahman","orcid":"https://orcid.org/0000-0002-2985-4873"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tarek S. Abdelrahman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, ON, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, ON, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.4474,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.89499238,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.7987630367279053},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.7345334887504578},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7210917472839355},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7035737037658691},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4362345337867737},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4219011664390564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3312162756919861},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29576003551483154},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08735600113868713}],"concepts":[{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.7987630367279053},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.7345334887504578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7210917472839355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7035737037658691},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4362345337867737},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4219011664390564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3312162756919861},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29576003551483154},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08735600113868713},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927456","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W46841846","https://openalex.org/W1549080799","https://openalex.org/W1966195532","https://openalex.org/W1979128269","https://openalex.org/W1987163471","https://openalex.org/W1988766139","https://openalex.org/W2008531154","https://openalex.org/W2015734495","https://openalex.org/W2029247336","https://openalex.org/W2034729118","https://openalex.org/W2045044674","https://openalex.org/W2046004968","https://openalex.org/W2051392577","https://openalex.org/W2052930524","https://openalex.org/W2062616902","https://openalex.org/W2070215512","https://openalex.org/W2085189212","https://openalex.org/W2102325484","https://openalex.org/W2104869032","https://openalex.org/W2111034061","https://openalex.org/W2114820519","https://openalex.org/W2120785033","https://openalex.org/W2121303892","https://openalex.org/W2128492110","https://openalex.org/W2130193491","https://openalex.org/W2140752352","https://openalex.org/W2144073284","https://openalex.org/W2144199167","https://openalex.org/W2151758817","https://openalex.org/W2160126455","https://openalex.org/W2161057695","https://openalex.org/W2180598069","https://openalex.org/W2554510265","https://openalex.org/W6645041241"],"related_works":["https://openalex.org/W2114959296","https://openalex.org/W38346124","https://openalex.org/W2502442966","https://openalex.org/W2138666621","https://openalex.org/W2383936314","https://openalex.org/W1992771654","https://openalex.org/W2022661278","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Mesh-of-functional-units":[0],"(mesh-of-FUs)":[1],"overlays":[2,38],"can":[3,125,159,167,172],"deliver":[4],"high-performance":[5],"because":[6],"they":[7,44],"expose":[8],"the":[9,16,62,74,87,140],"massively":[10],"parallel":[11,200],"FPGA":[12,40],"fabric":[13,41],"and":[14,69,84],"have":[15],"ability":[17],"to":[18,30,39,49,89,109,139],"be":[19,126,168],"customized":[20],"for":[21,118],"different":[22],"applications.":[23],"However,":[24],"a":[25,33,55,90,116,121,131,161,174,180,190],"key":[26],"challenge":[27],"is":[28,98],"how":[29],"quickly":[31],"compile":[32],"number":[34],"of":[35,67,80,96,133,163,176],"custom":[36],"mesh-of-FUs":[37],"such":[42],"that":[43,60,111,137,166],"achieve":[45],"high":[46],"fMAXand":[47],"scale":[48],"large":[50],"mesh":[51],"sizes.":[52],"We":[53],"propose":[54],"tile-based":[56],"bottom-up":[57,144],"CAD":[58],"flow":[59,72,145,158,194],"utilizes":[61],"hierarchical":[63],"physical":[64],"design":[65],"techniques":[66],"partitioning":[68],"floorplanning.":[70],"Our":[71],"partitions":[73],"overlay":[75,82,124,154,182,192],"circuit":[76],"into":[77,179],"tiles,":[78],"groups":[79],"adjacent":[81],"cells,":[83],"then":[85],"compiles":[86],"tiles":[88,97,165,178,198],"rectangular":[91],"coarse-grain":[92],"floorplan.":[93],"Independent":[94],"compilation":[95,193],"made":[99],"possible":[100],"by":[101,128,195],"inserting":[102],"complementary":[103],"elastic":[104],"buffers":[105],"on":[106,201],"inter-tile":[107],"paths":[108,113],"ensure":[110],"these":[112],"are":[114],"not":[115],"bottleneck":[117],"fMAX.":[119],"As":[120],"result,":[122],"an":[123],"formed":[127],"only":[129,184],"\u201cstitching\u201d":[130],"set":[132,175],"pre-compiled":[134,164],"tiles.We":[135],"show":[136],"compared":[138],"flat":[141],"flow,":[142],"our":[143,157],"results":[146],"in":[147,183,199],"higher":[148],"fMAXthat":[149],"degrades":[150],"little":[151],"with":[152],"increasing":[153],"size.":[155],"Further,":[156],"generate":[160],"library":[162,177],"reused":[169],"-":[170],"it":[171],"stitch":[173],"new":[181],"35":[185],"minutes.":[186],"It":[187],"also":[188],"allows":[189],"divide-and-conquer":[191],"compiling":[196],"its":[197],"multiple":[202],"machines.":[203]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}