{"id":"https://openalex.org/W1972032402","doi":"https://doi.org/10.1109/fpl.2014.6927441","title":"HPC-gSpan: An FPGA-based parallel system for frequent subgraph mining","display_name":"HPC-gSpan: An FPGA-based parallel system for frequent subgraph mining","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1972032402","doi":"https://doi.org/10.1109/fpl.2014.6927441","mag":"1972032402"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066105824","display_name":"Athanasios Stratikopoulos","orcid":"https://orcid.org/0000-0002-0154-4523"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Athanasios Stratikopoulos","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004562735","display_name":"Grigorios G. Chrysos","orcid":"https://orcid.org/0000-0002-0650-1856"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Grigorios Chrysos","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032739499","display_name":"Ioannis Papaefstathiou","orcid":"https://orcid.org/0000-0001-6386-5616"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Papaefstathiou","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056983242","display_name":"Apostolos Dollas","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Apostolos Dollas","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]},{"raw_affiliation_string":"Microprocessor and Hardware Laboratory, Department of Electronic and Computer Engineering , Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066105824"],"corresponding_institution_ids":["https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":0.9755,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78611685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"40","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10538","display_name":"Data Mining Algorithms and Applications","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8023161888122559},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7606300115585327},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5809527635574341},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5694084167480469},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5313193202018738},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5019705295562744},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.4324568212032318},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.42883339524269104},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.42270663380622864},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.29660332202911377},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1666184365749359},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06897827982902527}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8023161888122559},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7606300115585327},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5809527635574341},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5694084167480469},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5313193202018738},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5019705295562744},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.4324568212032318},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.42883339524269104},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.42270663380622864},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29660332202911377},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1666184365749359},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06897827982902527},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321917","display_name":"General Secretariat for Research and Technology","ror":"https://ror.org/04yeh8h63"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W169140825","https://openalex.org/W631140850","https://openalex.org/W1504291959","https://openalex.org/W1589029244","https://openalex.org/W2055497547","https://openalex.org/W2087520172","https://openalex.org/W2115401353","https://openalex.org/W2119528150","https://openalex.org/W2145771765","https://openalex.org/W2149899545","https://openalex.org/W2170726034","https://openalex.org/W4254861230","https://openalex.org/W6685146747"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W1980160788","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W2148915962","https://openalex.org/W4313433561","https://openalex.org/W2283866686","https://openalex.org/W2948365806"],"abstract_inverted_index":{"Graph":[0],"mining":[1,21],"is":[2,22],"an":[3],"important":[4],"research":[5],"area":[6],"within":[7],"the":[8,15,29,34,40,47,67,72],"domain":[9],"of":[10,14,19,36,39,71],"data":[11],"mining.":[12,25],"One":[13],"most":[16,41],"challenging":[17],"tasks":[18],"graph":[20],"frequent":[23],"subgraph":[24],"This":[26],"work":[27],"presents":[28],"first":[30],"FPGA-based":[31],"implementation,":[32],"to":[33],"best":[35],"our":[37],"knowledge,":[38],"efficient":[42],"and":[43],"well-known":[44],"algorithm":[45],"for":[46,81],"Frequent":[48],"Subgraph":[49],"Mining":[50],"(FSM)":[51],"problem,":[52],"i.e.":[53],"gSpan.":[54],"The":[55],"proposed":[56],"system,":[57],"named":[58],"High":[59],"Performance":[60],"Computing-gSpan":[61],"(HPC-gSpan),":[62],"achieves":[63],"manyfold":[64],"speedup":[65],"vs.":[66],"official":[68],"software":[69],"solution":[70],"gboost":[73],"library":[74],"when":[75],"executed":[76],"on":[77],"a":[78],"high-end":[79],"CPU":[80],"various":[82],"real-world":[83],"datasets.":[84]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}