{"id":"https://openalex.org/W2021626512","doi":"https://doi.org/10.1109/fpl.2014.6927440","title":"Using an OpenCL framework to evaluate interconnect implementations on FPGAs","display_name":"Using an OpenCL framework to evaluate interconnect implementations on FPGAs","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2021626512","doi":"https://doi.org/10.1109/fpl.2014.6927440","mag":"2021626512"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042081906","display_name":"Vincent Mirian","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Vincent Mirian","raw_affiliation_strings":["Department of Computer and Electrical Engineering, University of Toronto, Toronto, Canada","Department of Computer and Electrical Engineering, University of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Paul Chow","raw_affiliation_strings":["Department of Computer and Electrical Engineering, University of Toronto, Toronto, Canada","Department of Computer and Electrical Engineering, University of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Computer and Electrical Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042081906"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.0344,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.79378286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.8215562701225281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028630018234253},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7886137366294861},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6852848529815674},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6600918769836426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6241630911827087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37017202377319336},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13897347450256348},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07146817445755005}],"concepts":[{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.8215562701225281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028630018234253},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7886137366294861},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6852848529815674},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6600918769836426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6241630911827087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37017202377319336},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13897347450256348},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07146817445755005}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1976878754"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2002978035","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"are":[5,49],"an":[6,57,90],"ideal":[7],"platform":[8],"for":[9,36,56,97],"building":[10],"systems":[11,19],"with":[12],"custom":[13,81],"hardware":[14,82],"accelerators,":[15],"however":[16],"managing":[17,37],"these":[18],"is":[20,53],"still":[21],"a":[22,32,54,98],"major":[23],"challenge.":[24],"The":[25],"OpenCL":[26,47,59,91],"standard":[27],"has":[28],"become":[29],"accepted":[30],"as":[31,72,74],"good":[33],"programming":[34],"model":[35],"heterogeneous":[38],"platforms":[39],"due":[40],"to":[41,93],"its":[42],"rich":[43],"constructs.":[44],"Although":[45],"commercial":[46],"frameworks":[48],"now":[50],"emerging,":[51],"there":[52],"need":[55],"open-source":[58],"framework":[60,92],"that":[61],"facilitates":[62],"the":[63,66,75,80],"exploration":[64],"of":[65,79],"overall":[67],"system":[68],"architecture":[69],"and":[70,77],"software,":[71],"well":[73],"implementation":[76],"architectures":[78],"accelerators":[83],"(devices).":[84],"In":[85],"this":[86],"paper,":[87],"we":[88],"use":[89],"compare":[94],"interconnect":[95],"implementations":[96],"simple":[99],"multiprocessor":[100],"accelerator.":[101]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}