{"id":"https://openalex.org/W2035316646","doi":"https://doi.org/10.1109/fpl.2014.6927436","title":"flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms","display_name":"flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2035316646","doi":"https://doi.org/10.1109/fpl.2014.6927436","mag":"2035316646"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059694753","display_name":"Shinya Takamaeda-Yamazaki","orcid":"https://orcid.org/0000-0003-3441-1695"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shinya Takamaeda-Yamazaki","raw_affiliation_strings":["Nara Institute of Science and Technology, Japan","Nara Institute of Science and Technology , Japan"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology , Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Kise","raw_affiliation_strings":["Tokyo Institute of Technology, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059694753"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.9194,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74960085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9336588978767395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7738035917282104},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7314249873161316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6354774236679077},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4930224120616913},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4661368727684021},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.43039023876190186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.352167010307312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09112834930419922}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9336588978767395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7738035917282104},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7314249873161316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6354774236679077},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4930224120616913},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4661368727684021},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.43039023876190186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.352167010307312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09112834930419922},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1486384684","https://openalex.org/W2022128349","https://openalex.org/W2097537332","https://openalex.org/W2112678088","https://openalex.org/W2151925011"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2113648965","https://openalex.org/W4200391368","https://openalex.org/W2155484023","https://openalex.org/W2388221044","https://openalex.org/W2619213283","https://openalex.org/W2984236338","https://openalex.org/W3117064361","https://openalex.org/W2057745131","https://openalex.org/W1821888792"],"abstract_inverted_index":{"FPGA-based":[0,38],"rapid":[1],"prototyping":[2,20],"is":[3],"widely":[4],"applied":[5],"for":[6,22],"fast":[7],"simulations":[8,25],"of":[9,37,45],"hardware":[10,24,67],"structure":[11],"verifications.":[12],"In":[13,30],"this":[14],"paper,":[15],"we":[16],"propose":[17],"flipSyrup,":[18],"a":[19,65],"framework":[21,41,59,96],"cycle-accurate":[23],"on":[26,47,55,77],"abstract":[27,69],"FPGA":[28,48,78],"platforms.":[29,57,79],"order":[31],"to":[32,62],"mitigate":[33],"the":[34,40,85,91,95],"development":[35],"complexity":[36],"simulators,":[39],"provides":[42],"two":[43],"abstractions":[44,92],"resources":[46],"platforms:":[49],"Memory":[50],"systems":[51,74],"and":[52,75],"inter-FPGA":[53],"interconnections":[54,76],"multi-FPGA":[56],"The":[58],"enables":[60],"designers":[61],"draw":[63],"up":[64],"target":[66],"using":[68,94],"interfaces":[70],"as":[71],"ideal":[72],"memory":[73],"Our":[80],"evaluation":[81],"result":[82],"shows":[83],"that":[84],"slowdowns":[86],"in":[87],"simulation":[88],"speed":[89],"under":[90],"by":[93],"are":[97],"not":[98],"critical.":[99]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}