{"id":"https://openalex.org/W2053857784","doi":"https://doi.org/10.1109/fpl.2014.6927433","title":"High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs","display_name":"High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2053857784","doi":"https://doi.org/10.1109/fpl.2014.6927433","mag":"2053857784"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101852757","display_name":"Rehan Ahmed","orcid":"https://orcid.org/0000-0002-1808-3954"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rehan Ahmed","raw_affiliation_strings":["The University of British, Columbia, Canada","the University of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British, Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"the University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016242113","display_name":"Assem A. M. Bsoul","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Assem A. M. Bsoul","raw_affiliation_strings":["The University of British, Columbia, Canada","the University of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British, Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"the University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["The University of British, Columbia, Canada","the University of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British, Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"the University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026434218","display_name":"Peter Hallschmid","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Hallschmid","raw_affiliation_strings":["Blackcomb Design Automation, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Blackcomb Design Automation, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072295871","display_name":"Richard Klukas","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Richard Klukas","raw_affiliation_strings":["The University of British, Columbia, Canada","the University of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of British, Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"the University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2237,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76184341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9166964888572693},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.838539719581604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7155171632766724},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6726377010345459},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6365616321563721},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6226791739463806},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6144728660583496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5960228443145752},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5318353176116943},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5135250687599182},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34772181510925293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32684820890426636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20359370112419128},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1325032114982605},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10687258839607239},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07459193468093872}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9166964888572693},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.838539719581604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7155171632766724},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6726377010345459},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6365616321563721},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6226791739463806},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6144728660583496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5960228443145752},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5318353176116943},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5135250687599182},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34772181510925293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32684820890426636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20359370112419128},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1325032114982605},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10687258839607239},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07459193468093872},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1971487398","https://openalex.org/W1987549727","https://openalex.org/W2029663117","https://openalex.org/W2036205274","https://openalex.org/W2041557219","https://openalex.org/W2119060381","https://openalex.org/W2123400059","https://openalex.org/W2133758917","https://openalex.org/W2146612144","https://openalex.org/W2151731855","https://openalex.org/W2156499539","https://openalex.org/W2168493238","https://openalex.org/W4233718422","https://openalex.org/W4249083156","https://openalex.org/W6683195904"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4562818","https://openalex.org/W2421981162","https://openalex.org/W4254183379","https://openalex.org/W2761162340"],"abstract_inverted_index":{"Static":[0],"leakage":[1],"power":[2,102],"consumption":[3],"is":[4,28,76,140],"critical":[5],"in":[6,15,68,126,137],"modern":[7],"FPGAs":[8,97],"for":[9,120,142],"many":[10],"applications.":[11],"Dynamic":[12],"Power-Gating":[13],"(DPG),":[14],"which":[16],"parts":[17],"of":[18,38,60,95,111],"the":[19,34,48,53,91,96,100],"FPGA":[20,43,54],"in-use":[21],"logic":[22],"blocks":[23],"are":[24],"powered-down":[25],"at":[26],"run-time,":[27],"a":[29,84,109],"promising":[30],"technique":[31],"to":[32,51,98,134],"reduce":[33],"static":[35,101,138],"power.":[36],"Adoption":[37],"such":[39],"emerging":[40],"DPG":[41],"enabled":[42],"architectures":[44],"remains":[45],"challenging":[46],"as":[47],"current":[49],"tool-chains":[50],"program":[52],"does":[55],"not":[56],"support":[57],"this":[58,80,106],"type":[59],"power-gating.":[61],"Moreover,":[62],"manually":[63],"identifying":[64],"profitable":[65],"power-gating":[66,93,118,147],"opportunities":[67,119],"an":[69,127],"application":[70],"requires":[71],"significant":[72],"design":[73,87],"expertise":[74],"and":[75,115],"time":[77],"consuming.":[78],"In":[79],"paper,":[81],"we":[82],"propose":[83],"high-level":[85],"synthesis-based":[86],"framework":[88,107],"that":[89,117,132],"exploits":[90],"dynamic":[92,146],"feature":[94],"minimize":[99],"dissipation.":[103],"We":[104],"use":[105],"on":[108],"set":[110],"CHStone":[112],"benchmark":[113],"suite":[114],"demonstrate":[116],"hardware":[121],"accelerators":[122,144],"can":[123],"be":[124],"identified":[125],"automatic":[128],"way.":[129],"Results":[130],"show":[131],"up":[133],"96%":[135],"reduction":[136],"energy":[139],"achieved":[141],"individual":[143],"using":[145],"technique.":[148]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}