{"id":"https://openalex.org/W2030758414","doi":"https://doi.org/10.1109/fpl.2014.6927432","title":"Automatic high-level synthesis of multi-threaded hardware accelerators","display_name":"Automatic high-level synthesis of multi-threaded hardware accelerators","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2030758414","doi":"https://doi.org/10.1109/fpl.2014.6927432","mag":"2030758414"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077213011","display_name":"Jens Huthmann","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jens Huthmann","raw_affiliation_strings":["Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","institution_ids":[]},{"raw_affiliation_string":"Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010007635","display_name":"Julian Oppermann","orcid":"https://orcid.org/0000-0002-8073-720X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Julian Oppermann","raw_affiliation_strings":["Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","Center for Advanced Security Research Darmstadt (CASED), Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","institution_ids":[]},{"raw_affiliation_string":"Center for Advanced Security Research Darmstadt (CASED), Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Darmstadt Fachbereich Biologie, Darmstadt, Hessen, DE","institution_ids":[]},{"raw_affiliation_string":"Embedded Systems and Applications Group (ESA), Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077213011"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":1.5324,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.82419727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8215094208717346},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7366307973861694},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.659541130065918},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6402543783187866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5880568027496338},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5268256068229675},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5205106139183044},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5005910396575928},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.48214003443717957},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4553520977497101},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4551257789134979},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3412606120109558},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21792632341384888}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8215094208717346},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7366307973861694},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.659541130065918},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6402543783187866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5880568027496338},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5268256068229675},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5205106139183044},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5005910396575928},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.48214003443717957},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4553520977497101},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4551257789134979},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3412606120109558},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21792632341384888},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1534066665","https://openalex.org/W2014469493","https://openalex.org/W2050504694","https://openalex.org/W2057807751","https://openalex.org/W2075160498","https://openalex.org/W2099375606","https://openalex.org/W2142630982","https://openalex.org/W2149252366","https://openalex.org/W2152733631","https://openalex.org/W4233908922"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2010970156","https://openalex.org/W2101387113","https://openalex.org/W2153202644","https://openalex.org/W1995705225","https://openalex.org/W2105895556","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W4235861380"],"abstract_inverted_index":{"We":[0],"describe":[1],"extending":[2],"the":[3,30,37,46,57,63],"hardware/software":[4],"co-compiler":[5],"Nymble":[6],"to":[7,16,61],"automatically":[8],"generate":[9],"multi-threaded":[10],"(SIMT)":[11],"hardware":[12],"accelerators.":[13],"In":[14],"contrast":[15],"prior":[17],"work":[18],"that":[19,74],"simply":[20],"duplicated":[21],"complete":[22],"compute":[23],"units":[24],"for":[25],"each":[26],"thread,":[27],"Nymble-MT":[28],"reuses":[29],"actual":[31],"computation":[32],"elements,":[33],"and":[34,41,50],"adds":[35],"just":[36,70],"required":[38],"data":[39],"storage":[40],"context":[42],"switching":[43],"logic.":[44],"On":[45],"CHStone":[47],"benchmark":[48],"suite":[49],"a":[51,67,76],"sample":[52],"configuration":[53],"of":[54,75],"four":[55],"threads,":[56],"prototype":[58],"can":[59],"up":[60],"quadruple":[62],"throughput,":[64],"but":[65],"with":[66],"chip":[68],"area":[69],"5%":[71],"larger":[72],"than":[73],"single-threaded":[77],"accelerator.":[78]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}