{"id":"https://openalex.org/W2073865683","doi":"https://doi.org/10.1109/fpl.2014.6927426","title":"Application specific multi-port memory customization in FPGAs","display_name":"Application specific multi-port memory customization in FPGAs","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2073865683","doi":"https://doi.org/10.1109/fpl.2014.6927426","mag":"2073865683"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://uphf.hal.science/hal-03663490","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040777482","display_name":"Gorker Alp Malazgirt","orcid":"https://orcid.org/0000-0002-2331-9212"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Gorker Alp Malazgirt","raw_affiliation_strings":["Computer Engineering Bogazici University, Bebek, Istanbul","[Computer Engineering, Bogazici University, Bebek, Istanbul, Turkey]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Bogazici University, Bebek, Istanbul","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Computer Engineering, Bogazici University, Bebek, Istanbul, Turkey]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012920132","display_name":"Hasan Erdem Yant\u0131r","orcid":"https://orcid.org/0000-0002-0096-0365"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Hasan Erdem Yantir","raw_affiliation_strings":["Computer Engineering Bogazici University, Bebek, Istanbul","[Computer Engineering, Bogazici University, Bebek, Istanbul, Turkey]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Bogazici University, Bebek, Istanbul","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Computer Engineering, Bogazici University, Bebek, Istanbul, Turkey]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047855009","display_name":"Arda Yurdakul","orcid":"https://orcid.org/0000-0001-7132-0042"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Arda Yurdakul","raw_affiliation_strings":["Computer Engineering Bogazici University, Bebek, Istanbul","[Computer Engineering, Bogazici University, Bebek, Istanbul, Turkey]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Bogazici University, Bebek, Istanbul","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"[Computer Engineering, Bogazici University, Bebek, Istanbul, Turkey]","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080926469","display_name":"Sma\u00efl Niar","orcid":"https://orcid.org/0000-0002-7550-484X"},"institutions":[{"id":"https://openalex.org/I4210089617","display_name":"Laboratoire d'Automatique, de M\u00e9canique et d'Informatique Industrielles et Humaines","ror":"https://ror.org/006z7v557","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210089617","https://openalex.org/I4210159245","https://openalex.org/I4387154098","https://openalex.org/I70348806","https://openalex.org/I70348806"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Smail Niar","raw_affiliation_strings":["LAMIH University of Valenciennes, Valenciennes, France","LAMIH, University of Valenciennes, Valenciennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LAMIH University of Valenciennes, Valenciennes, France","institution_ids":["https://openalex.org/I4210089617"]},{"raw_affiliation_string":"LAMIH, University of Valenciennes, Valenciennes, France","institution_ids":["https://openalex.org/I4210089617"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8906,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.85926179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"14","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8001978397369385},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6109760999679565},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5804328918457031},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5622058510780334},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5418537259101868},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.46687763929367065},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44614332914352417},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4162468910217285},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38038554787635803},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37288224697113037},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.35061460733413696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1189984679222107},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11430579423904419},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.10724246501922607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8001978397369385},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6109760999679565},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5804328918457031},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5622058510780334},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5418537259101868},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.46687763929367065},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44614332914352417},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4162468910217285},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38038554787635803},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37288224697113037},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.35061460733413696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1189984679222107},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11430579423904419},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.10724246501922607},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2014.6927426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.713.6419","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.713.6419","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cmpe.boun.edu.tr/%7Eyurdakul/publications/MalazgirtFPL14.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-03663490v1","is_oa":true,"landing_page_url":"https://uphf.hal.science/hal-03663490","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"24th International Conference on Field Programmable Logic and Applications (FPL) 2014, Sep 2014, Munich, Germany. pp.1-4, ⟨10.1109/FPL.2014.6927426⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03663490v1","is_oa":true,"landing_page_url":"https://uphf.hal.science/hal-03663490","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"24th International Conference on Field Programmable Logic and Applications (FPL) 2014, Sep 2014, Munich, Germany. pp.1-4, ⟨10.1109/FPL.2014.6927426⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322626","display_name":"T\u00fcrkiye Bilimsel ve Teknolojik Ara\u015ft\u0131rma Kurumu","ror":"https://ror.org/04w9kkr77"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1482836228","https://openalex.org/W1967413385","https://openalex.org/W1983788629","https://openalex.org/W2009398166","https://openalex.org/W2014882201","https://openalex.org/W2063639637","https://openalex.org/W2087612811","https://openalex.org/W2093994565","https://openalex.org/W2129962996","https://openalex.org/W2134633067","https://openalex.org/W2157758640","https://openalex.org/W2166639949","https://openalex.org/W2914074464","https://openalex.org/W3143608323","https://openalex.org/W4230464011","https://openalex.org/W4239813889","https://openalex.org/W6666537196"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1487697053","https://openalex.org/W2612219836","https://openalex.org/W2079019992","https://openalex.org/W2561005478"],"abstract_inverted_index":{"FPGA":[0],"block":[1],"RAMs":[2],"(BRAMs)":[3],"offer":[4],"speed":[5],"advantages":[6],"compared":[7],"to":[8,25,31],"LUT-based":[9,43],"memory":[10,34,47,70],"designs":[11,48],"but":[12,52],"a":[13,62,72],"BRAM":[14],"has":[15],"only":[16],"one":[17,20],"read":[18],"and":[19,80],"write":[21],"port.":[22],"Designers":[23],"need":[24],"use":[26],"multiple":[27],"BRAMs":[28],"in":[29],"order":[30],"create":[32],"multi-port":[33,69],"structures":[35],"which":[36],"are":[37],"more":[38],"difficult":[39],"than":[40],"designing":[41],"with":[42,54],"multiport":[44],"memories.":[45],"Multi-port":[46],"increase":[49],"overall":[50],"performance":[51,78],"comes":[53],"area":[55,81],"cost.":[56],"In":[57],"this":[58],"paper,":[59],"we":[60],"present":[61,76],"fully":[63],"automated":[64],"methodology":[65],"that":[66],"tailors":[67],"our":[68,77],"from":[71],"given":[73],"application.":[74],"We":[75],"improvements":[79],"tradeoffs":[82],"on":[83],"state-of-the-art":[84],"string":[85],"matching":[86],"algorithms.":[87]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}