{"id":"https://openalex.org/W2035057034","doi":"https://doi.org/10.1109/fpl.2014.6927418","title":"Incremental distributed trigger insertion for efficient FPGA debug","display_name":"Incremental distributed trigger insertion for efficient FPGA debug","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2035057034","doi":"https://doi.org/10.1109/fpl.2014.6927418","mag":"2035057034"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064318448","display_name":"Fatemeh Eslami","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Fatemeh Eslami","raw_affiliation_strings":["The University of British Columbia Faculty of Medicine, Vancouver, BC, CA","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia Faculty of Medicine, Vancouver, BC, CA","institution_ids":[]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["The University of British Columbia Faculty of Medicine, Vancouver, BC, CA","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia Faculty of Medicine, Vancouver, BC, CA","institution_ids":[]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064318448"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.73992348,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77312997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8525015711784363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7810272574424744},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.710628867149353},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6685779094696045},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6341845393180847},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5481274127960205},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.5400719046592712},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.5135157704353333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4808369576931},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3399254083633423},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33340635895729065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13062426447868347},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08209845423698425},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07752901315689087}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8525015711784363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7810272574424744},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.710628867149353},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6685779094696045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6341845393180847},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5481274127960205},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5400719046592712},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.5135157704353333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4808369576931},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3399254083633423},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33340635895729065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13062426447868347},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08209845423698425},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07752901315689087},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1976150142","https://openalex.org/W2073321629","https://openalex.org/W2124402195","https://openalex.org/W2138383740"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"FPGA-based":[0],"prototyping":[1],"enables":[2],"evaluating":[3],"complex":[4],"designs":[5],"directly":[6],"in":[7,68],"hardware,":[8],"at":[9,79,105],"speeds":[10],"orders":[11],"of":[12,24,44,65,93,114,134,160],"magnitude":[13,161],"faster":[14,162],"than":[15,163],"simulation.":[16],"However,":[17],"this":[18,98],"approach":[19],"suffers":[20],"from":[21],"the":[22,63,69,83,88,91,135,140,153],"lack":[23],"observability":[25],"during":[26],"debugging.":[27],"To":[28],"enhance":[29],"observability,":[30],"designers":[31],"insert":[32,76],"debug":[33,95],"instrumentation;":[34],"trace":[35],"buffers":[36,48],"are":[37,54],"used":[38],"to":[39,56,75,151],"record":[40],"a":[41,115,164],"small":[42],"subset":[43],"data.":[45],"Since":[46],"these":[47],"have":[49],"limited":[50],"capacity,":[51],"trigger":[52,77,84,103,109,136,154],"circuits":[53,78,104],"required":[55],"start":[57],"and/or":[58],"stop":[59],"recording":[60],"based":[61],"on":[62,142],"values":[64],"selected":[66],"signals":[67],"circuit.":[70],"Although":[71],"it":[72],"is":[73,123],"possible":[74],"compile":[80],"time,":[81],"changing":[82],"behaviour":[85],"requires":[86],"re-compiling":[87],"design,":[89],"increasing":[90],"cost":[92],"each":[94],"iteration.":[96],"In":[97],"paper,":[99],"we":[100],"propose":[101,128],"inserting":[102],"run-time":[106],"by":[107],"distributing":[108],"logic":[110,155],"over":[111],"spare":[112],"resources":[113],"fully":[116],"placed-and-routed":[117],"design":[118],"such":[119],"that":[120,147],"its":[121],"mapping":[122],"completely":[124],"preserved.":[125],"We":[126,145],"also":[127],"CAD":[129],"optimizations":[130],"which":[131],"improve":[132],"routability":[133],"circuitry,":[137],"and":[138],"minimize":[139],"impact":[141],"circuit":[143],"delay.":[144],"find":[146],"using":[148],"our":[149],"techniques":[150],"implement":[152],"can":[156],"be":[157],"an":[158],"order":[159],"full":[165],"recompilation.":[166]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}