{"id":"https://openalex.org/W2048929744","doi":"https://doi.org/10.1109/fpl.2014.6927387","title":"Ultrasmall: The smallest MIPS soft processor","display_name":"Ultrasmall: The smallest MIPS soft processor","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2048929744","doi":"https://doi.org/10.1109/fpl.2014.6927387","mag":"2048929744"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2014.6927387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022392040","display_name":"Hiroshi Nakatsuka","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroshi Nakatsuka","raw_affiliation_strings":["Tokyo Kogyo Daigaku, Meguro-ku, Tokyo, JP","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Kogyo Daigaku, Meguro-ku, Tokyo, JP","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071471877","display_name":"Yuichiro Tanaka","orcid":"https://orcid.org/0000-0001-6974-070X"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Tanaka","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026757519","display_name":"Thiem Van Chu","orcid":"https://orcid.org/0000-0002-2003-2574"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Thiem Van Chu","raw_affiliation_strings":["Tokyo Institute of Technology, Meguro-ku, Tokyo, JP","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Meguro-ku, Tokyo, JP","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059694753","display_name":"Shinya Takamaeda-Yamazaki","orcid":"https://orcid.org/0000-0003-3441-1695"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinya Takamaeda-Yamazaki","raw_affiliation_strings":["Nara Sentan Kagaku Gijutsu Daigakuin Daigaku, Ikoma, Nara, JP","Nara Institute of Science and Technology , Japan"],"affiliations":[{"raw_affiliation_string":"Nara Sentan Kagaku Gijutsu Daigakuin Daigaku, Ikoma, Nara, JP","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology , Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010523030","display_name":"Kenji Kise","orcid":"https://orcid.org/0000-0002-3003-4872"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Kise","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan","Tokyo institute of Technology (Japan)"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo institute of Technology (Japan)","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5022392040"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":1.2259,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79332979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9348637461662292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7985000014305115},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6245511770248413},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5814216732978821},{"id":"https://openalex.org/keywords/spartan","display_name":"Spartan","score":0.4524496793746948},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43766459822654724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3797121047973633}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9348637461662292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7985000014305115},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6245511770248413},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5814216732978821},{"id":"https://openalex.org/C10689553","wikidata":"https://www.wikidata.org/wiki/Q405953","display_name":"Spartan","level":3,"score":0.4524496793746948},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43766459822654724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3797121047973633}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2014.6927387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2014.6927387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1996766135","https://openalex.org/W2116556237","https://openalex.org/W2157364933"],"related_works":["https://openalex.org/W3110137422","https://openalex.org/W3215016102","https://openalex.org/W1977065901","https://openalex.org/W1175778682","https://openalex.org/W2804202236","https://openalex.org/W2089988144","https://openalex.org/W1985703800","https://openalex.org/W2347749188","https://openalex.org/W1972388196","https://openalex.org/W2735419558"],"abstract_inverted_index":{"Soft":[0],"processors":[1],"have":[2],"been":[3],"commonly":[4],"used":[5],"in":[6,72,185],"FPGAbased":[7],"designs":[8],"to":[9,23,37,81,113],"perform":[10],"various":[11],"useful":[12],"functions.":[13],"Some":[14],"of":[15,41,63,85,107,139,161,164,167,187],"these":[16],"functions":[17],"are":[18],"not":[19],"performance-critical":[20],"and":[21,67],"required":[22],"be":[24],"implemented":[25],"using":[26],"very":[27,170],"few":[28],"FPGA":[29,86,108,128],"resources.":[30,87],"For":[31],"such":[32],"cases,":[33],"it":[34],"is":[35,68,159,190],"desired":[36],"reduce":[38],"circuit":[39],"area":[40,78],"the":[42,64,83,90,95,105,114,125,136,148,162,175,182],"soft":[43,55,172],"processor":[44,56,173],"as":[45,47,179],"much":[46],"possible.":[48],"This":[49,101],"paper":[50],"proposes":[51],"Ultrasmall,":[52],"a":[53,61,169],"small":[54,171],"for":[57,70,117,124],"FPGAs.":[58],"Ultrasmall":[59,75,93,153,189],"supports":[60],"subset":[62],"MIPS-I":[65],"ISA":[66],"designed":[69],"microcontrollers":[71],"FPGA-based":[73],"SoCs.":[74],"employs":[76],"an":[77],"efficient":[79],"architecture":[80],"minimize":[82],"use":[84],"While":[88],"supporting":[89],"32-bit":[91],"ISA,":[92],"adopts":[94],"2-bit":[96],"wide":[97],"serial":[98],"ALU":[99],"architecture.":[100],"approach":[102],"significantly":[103],"reduces":[104],"amount":[106],"resource":[109],"usage.":[110],"In":[111],"addition":[112],"device-independent":[115],"optimizations":[116,123],"any":[118],"FPGAs,":[119],"we":[120],"apply":[121],"primitives-based":[122],"Xilinx":[126,149],"Spartan-3E":[127,150],"series":[129],"with":[130,174],"4-input":[131],"LUTs,":[132],"thereby":[133],"further":[134],"reducing":[135],"total":[137],"number":[138,163],"occupied":[140,165],"slices.":[141],"The":[142],"evaluation":[143],"result":[144],"shows":[145],"that,":[146],"on":[147],"XC3S500E":[151],"FPGA,":[152],"occupies":[154],"only":[155],"137":[156],"slices":[157,166],"which":[158],"84%":[160],"Supersmall,":[168],"same":[176],"design":[177],"concept":[178],"Ultrasmall.":[180],"On":[181],"other":[183],"hand,":[184],"term":[186],"performance,":[188],"2.9\u00d7":[191],"faster":[192],"than":[193],"Supersmall.":[194]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}