{"id":"https://openalex.org/W2073813974","doi":"https://doi.org/10.1109/fpl.2013.6645616","title":"A reconfigurable computing architecture using magnetic tunneling junction memories","display_name":"A reconfigurable computing architecture using magnetic tunneling junction memories","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2073813974","doi":"https://doi.org/10.1109/fpl.2013.6645616","mag":"2073813974"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100761448","display_name":"V\u00edtor Silva","orcid":"https://orcid.org/0000-0003-2439-1184"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Victor Silva","raw_affiliation_strings":["INESC-ID, ISEL, IPL, Portugal","INESC-ID / IST / UTL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, ISEL, IPL, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID / IST / UTL","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047549981","display_name":"Jorge Fernandes","orcid":"https://orcid.org/0000-0002-4916-5637"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Fernandes","raw_affiliation_strings":["INESC-ID, ISEL, IPL, Portugal","INESC-ID / IST / UTL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, ISEL, IPL, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID / IST / UTL","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003178960","display_name":"M\u00e1rio V\u00e9stias","orcid":"https://orcid.org/0000-0001-8556-4507"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Mario Vestias","raw_affiliation_strings":["INESC-ID, ISEL, IPL, Portugal","INESC-ID / ISEL-IPL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, ISEL, IPL, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID / ISEL-IPL","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062555847","display_name":"Hor\u00e1cio C. Neto","orcid":"https://orcid.org/0000-0002-3621-8322"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Horacio Neto","raw_affiliation_strings":["INESC-ID, ISEL, IPL, Portugal","INESC-ID / IST / UTL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, ISEL, IPL, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"INESC-ID / IST / UTL","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.1793,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.40092444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9227493405342102},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8478755950927734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7174043655395508},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5781230330467224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5466369986534119},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5026509761810303},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4969671070575714},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46974068880081177},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45480793714523315},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3948386013507843},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3356602191925049},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1721859872341156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.135433167219162},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07253503799438477}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9227493405342102},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8478755950927734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7174043655395508},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5781230330467224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5466369986534119},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5026509761810303},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4969671070575714},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46974068880081177},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45480793714523315},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3948386013507843},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3356602191925049},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1721859872341156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.135433167219162},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07253503799438477},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.4000000059604645,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1965576977","https://openalex.org/W2020303656","https://openalex.org/W2026886288","https://openalex.org/W2038165255","https://openalex.org/W2097283992","https://openalex.org/W2168249960","https://openalex.org/W6655383007"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2077035242","https://openalex.org/W2138895528","https://openalex.org/W3042643149","https://openalex.org/W1999203047","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,24,37,78,91,101],"new":[4],"dynamically":[5],"reconfigurable":[6,45,72],"architecture":[7,33,89],"that":[8,86,96],"uses":[9],"magnetic":[10,98],"tunneling":[11],"junctions":[12],"to":[13,54],"implement":[14],"non-volatile":[15],"reconfiguration":[16],"memories.":[17],"The":[18,31,48,82],"magnetic-based":[19],"storage":[20],"elements":[21],"further":[22],"provide":[23,100],"very":[25,102],"effective":[26],"implementation":[27],"of":[28,40,69],"multi-context":[29,105],"planes.":[30],"proposed":[32,88],"is":[34],"organized":[35],"as":[36],"2-dimensional":[38],"array":[39,73],"double":[41],"precision":[42],"floating-point":[43],"run-time":[44,107],"execution":[46,64],"units.":[47,65],"configuration":[49],"information":[50],"defines":[51],"the":[52,58,70,87,97],"operation":[53],"be":[55],"executed":[56],"and":[57,62,95],"data":[59],"flow":[60],"intra":[61],"inter":[63],"A":[66],"prototype":[67],"design":[68],"coarse-grained":[71],"has":[74],"been":[75],"implemented":[76],"targeting":[77],"65nm":[79],"CMOS":[80],"technology.":[81],"obtained":[83],"results":[84],"confirm":[85],"provides":[90],"significant":[92],"computational":[93],"density":[94],"memories":[99],"area":[103],"efficient":[104],"based":[106],"reconfigurability.":[108]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}