{"id":"https://openalex.org/W2091330445","doi":"https://doi.org/10.1109/fpl.2013.6645593","title":"An automatic FPGA design and implementation framework","display_name":"An automatic FPGA design and implementation framework","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2091330445","doi":"https://doi.org/10.1109/fpl.2013.6645593","mag":"2091330445"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Qian Zhao","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051831948"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70496925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9333212971687317},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7424516081809998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7202783226966858},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.639494001865387},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6386215686798096},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6130781769752502},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6079097986221313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6077656745910645}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9333212971687317},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7424516081809998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7202783226966858},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.639494001865387},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6386215686798096},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6130781769752502},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6079097986221313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6077656745910645}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2038841572","https://openalex.org/W2047143252","https://openalex.org/W2064528241","https://openalex.org/W2075977842","https://openalex.org/W2087493637","https://openalex.org/W2138383740","https://openalex.org/W2170034300"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W2091330445"],"abstract_inverted_index":{"Conventional":[0],"FPGA":[1,11,17,37,45,51,82],"design":[2,18,27,38,47,71],"and":[3],"implementation":[4,23],"processes":[5],"involve":[6],"two":[7,66],"separate":[8],"flows.":[9],"The":[10],"architecture":[12,84],"is":[13,54,85],"determined":[14],"by":[15],"academic":[16],"flow.":[19],"However,":[20],"in":[21,40,56],"the":[22,60,65],"phase,":[24],"commercial":[25,89],"VLSI":[26,90],"flow":[28],"are":[29],"used.":[30],"In":[31],"this":[32,57,70],"research,":[33],"we":[34],"propose":[35],"an":[36],"framework":[39],"order":[41],"to":[42],"improve":[43],"synthesizable":[44],"IP":[46,83],"efficiency.":[48],"A":[49],"novel":[50],"routing":[52],"tool":[53],"developed":[55],"framework,":[58],"namely":[59],"EasyRouter,":[61],"which":[62],"can":[63,76],"bridge":[64],"flows":[67],"efficiently.":[68],"With":[69],"flow,":[72],"accurate":[73],"physical":[74],"information":[75],"be":[77],"reported":[78],"when":[79],"a":[80],"new":[81],"evaluated":[86],"with":[87],"reliable":[88],"CADs.":[91]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}