{"id":"https://openalex.org/W1981831650","doi":"https://doi.org/10.1109/fpl.2013.6645592","title":"Yet Another Many-Objective Clustering (YAMO-Pack) for FPGA CAD","display_name":"Yet Another Many-Objective Clustering (YAMO-Pack) for FPGA CAD","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1981831650","doi":"https://doi.org/10.1109/fpl.2013.6645592","mag":"1981831650"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111565769","display_name":"Meng Yang Jinmei Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Meng Yang Jinmei Lai","raw_affiliation_strings":["State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108582576","display_name":"Jiarong Tong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarong Tong","raw_affiliation_strings":["State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111565769"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57970521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7858127355575562},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7151448726654053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340063810348511},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5501164793968201},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.528602123260498},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46677201986312866},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4262973368167877},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42320334911346436},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4148905277252197},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4092901945114136},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3685188889503479},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28789037466049194},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.28348976373672485},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2591620981693268},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2402825951576233},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22768694162368774},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.1466577649116516},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10704338550567627}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7858127355575562},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7151448726654053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340063810348511},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5501164793968201},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.528602123260498},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46677201986312866},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4262973368167877},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42320334911346436},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4148905277252197},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4092901945114136},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3685188889503479},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28789037466049194},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.28348976373672485},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2591620981693268},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2402825951576233},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22768694162368774},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.1466577649116516},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10704338550567627},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1967624322","https://openalex.org/W2021149030","https://openalex.org/W2035847677","https://openalex.org/W2055251702","https://openalex.org/W2095431940","https://openalex.org/W2105715355","https://openalex.org/W2111756578","https://openalex.org/W2137454730","https://openalex.org/W2138383740","https://openalex.org/W2139637699"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2197466303","https://openalex.org/W1972395546","https://openalex.org/W2052520871","https://openalex.org/W2534453537","https://openalex.org/W2268234156","https://openalex.org/W2170906710","https://openalex.org/W2046817858","https://openalex.org/W2170504327","https://openalex.org/W2526300902"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"Yet":[3],"Another":[4],"Many-Objective":[5],"Clustering":[6],"(YAMO-Pack)":[7],"is":[8,58],"proposed":[9,65],"for":[10],"academic":[11],"field":[12],"programmable":[13],"gate":[14],"array":[15],"architecture":[16],"model.":[17],"The":[18],"YAMO-Pack":[19],"introduces":[20],"the":[21,31,43,56,64],"impact":[22],"of":[23,55,72,74,77],"attraction":[24],"between":[25],"Basic":[26],"Logic":[27,34],"Elements":[28],"(BLE)":[29],"and":[30,53,80],"selected":[32],"Configurable":[33],"Blocks":[35],"(CLB)":[36],"when":[37],"BLEs":[38],"are":[39,49],"indirectly":[40],"connected":[41],"to":[42],"CLBs.":[44],"Consequently":[45],"more":[46],"external":[47,78],"nets":[48,79],"absorbed":[50],"into":[51],"clusters":[52],"speed":[54],"design":[57],"improved.":[59],"Experimental":[60],"results":[61],"show":[62],"that":[63],"algorithm":[66],"outperforms":[67],"previous":[68],"approaches":[69],"in":[70],"terms":[71],"number":[73,76],"CLBs,":[75],"critical":[81],"path.":[82]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}