{"id":"https://openalex.org/W2028496160","doi":"https://doi.org/10.1109/fpl.2013.6645577","title":"A variation-adaptive retiming method exploiting reconfigurability","display_name":"A variation-adaptive retiming method exploiting reconfigurability","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2028496160","doi":"https://doi.org/10.1109/fpl.2013.6645577","mag":"2028496160"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3431078","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083017828","display_name":"Zhenyu Guan","orcid":"https://orcid.org/0000-0002-3959-338X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Zhenyu Guan","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051758515","display_name":"Justin S. J. Wong","orcid":"https://orcid.org/0000-0002-4378-1199"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Justin S. J. Wong","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056146508","display_name":"Sumanta Chaudhuri","orcid":"https://orcid.org/0000-0002-8337-079X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sumanta Chaudhuri","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, UK","Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Imperial Coll., London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9681018590927124},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.8323246240615845},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7724557518959045},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7722382545471191},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7100074291229248},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6681604385375977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6363120675086975},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5306766629219055},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48787569999694824},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4610745906829834},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4607487916946411},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45513781905174255},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4387631416320801},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4217318296432495},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3726028800010681},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21839934587478638}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9681018590927124},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.8323246240615845},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7724557518959045},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7722382545471191},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7100074291229248},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6681604385375977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6363120675086975},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5306766629219055},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48787569999694824},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4610745906829834},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4607487916946411},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45513781905174255},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4387631416320801},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4217318296432495},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3726028800010681},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21839934587478638},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2013.6645577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04516510v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-04516510","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL), Sep 2013, Porto, Portugal. pp.1-4, ⟨10.1109/FPL.2013.6645577⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:3431078","is_oa":true,"landing_page_url":"https://zenodo.org/record/3431078","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3431078","is_oa":true,"landing_page_url":"https://zenodo.org/record/3431078","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2121437951","https://openalex.org/W2126382422","https://openalex.org/W2140823559","https://openalex.org/W2148320667","https://openalex.org/W2179342682"],"related_works":["https://openalex.org/W2126419962","https://openalex.org/W1973774436","https://openalex.org/W2160859600","https://openalex.org/W2028496160","https://openalex.org/W3092420867","https://openalex.org/W2042032654","https://openalex.org/W2134486854","https://openalex.org/W2115729972","https://openalex.org/W28859953","https://openalex.org/W2158291854"],"abstract_inverted_index":{"In":[0],"this":[1],"article":[2],"we":[3],"present":[4],"a":[5,89],"variation-aware":[6],"post":[7],"placement":[8],"and":[9,58],"routing":[10],"(P&R)":[11],"retiming":[12,21,60,74],"method":[13],"to":[14,33,81],"counteract":[15],"process":[16,41],"variation":[17,26,42,50,91],"in":[18],"FPGAs.":[19],"Variation-aware":[20],"takes":[22],"into":[23],"account":[24],"exact":[25],"maps":[27,51],"(measured":[28],"on":[29],"FPGAs)":[30],"as":[31],"opposed":[32],"statistical":[34,44],"static":[35],"timing":[36],"analysis":[37],"(SSTA)":[38],"which":[39],"models":[40],"with":[43,72],"distributions.":[45],"Experiments":[46],"are":[47],"conducted":[48],"using":[49,64],"measured":[52],"from":[53],"100":[54],"Cyclone":[55],"III":[56],"FPGAs,":[57],"the":[59],"algorithm":[61],"is":[62],"applied":[63],"MATLAB.":[65],"We":[66],"have":[67],"shown":[68],"that":[69],"for":[70,88],"circuits":[71],"several":[73],"choices":[75],"of":[76,93],"equivalent":[77],"logic":[78],"depth,":[79],"up":[80],"30%":[82],"delay":[83],"improvement":[84],"can":[85],"be":[86],"achieved":[87],"given":[90],"coefficient":[92],"\u03c3/\u03bc":[94],"=":[95],"0.3.":[96]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}