{"id":"https://openalex.org/W2033808937","doi":"https://doi.org/10.1109/fpl.2013.6645563","title":"A novel net-partition-based multithread FPGA routing method","display_name":"A novel net-partition-based multithread FPGA routing method","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2033808937","doi":"https://doi.org/10.1109/fpl.2013.6645563","mag":"2033808937"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110364961","display_name":"Chun Zhu","orcid":"https://orcid.org/0000-0001-5026-3317"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chun Zhu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370463","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-5421-5678"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110364961"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6883367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8026635646820068},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7212828993797302},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.6274943351745605},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6089333891868591},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.592359185218811},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5736601948738098},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5342147946357727},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4797400236129761},{"id":"https://openalex.org/keywords/minimum-bounding-box","display_name":"Minimum bounding box","score":0.4686034917831421},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.41585254669189453},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.338278204202652},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25062790513038635},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24943062663078308},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.22360548377037048},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08985793590545654}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8026635646820068},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7212828993797302},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.6274943351745605},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6089333891868591},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.592359185218811},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5736601948738098},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5342147946357727},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4797400236129761},{"id":"https://openalex.org/C147037132","wikidata":"https://www.wikidata.org/wiki/Q6865426","display_name":"Minimum bounding box","level":3,"score":0.4686034917831421},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.41585254669189453},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.338278204202652},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25062790513038635},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24943062663078308},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.22360548377037048},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08985793590545654},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1594570581","https://openalex.org/W1965094035","https://openalex.org/W1983241261","https://openalex.org/W2055941075","https://openalex.org/W2139637699","https://openalex.org/W2143131934","https://openalex.org/W2275304190","https://openalex.org/W2768934354","https://openalex.org/W6635508542"],"related_works":["https://openalex.org/W4237171675","https://openalex.org/W3036286480","https://openalex.org/W4287027631","https://openalex.org/W3192357901","https://openalex.org/W2387360586","https://openalex.org/W2952736415","https://openalex.org/W3209723314","https://openalex.org/W3205398323","https://openalex.org/W2883297582","https://openalex.org/W4390524233"],"abstract_inverted_index":{"A":[0,78],"platform-independent":[1],"multithread":[2],"routing":[3,76,106,140],"method":[4,15],"for":[5,19,23],"FPGAs":[6],"is":[7,45],"proposed":[8,14],"in":[9,53,67],"this":[10],"paper.":[11],"Specifically,":[12],"the":[13,75,86,110,134],"includes":[16],"two":[17],"aspects":[18],"maximal":[20],"parallelization.":[21],"First,":[22],"high":[24,123],"fanout":[25,57,126],"net":[26],"which":[27],"usually":[28],"takes":[29],"considerable":[30],"time":[31],"to":[32,36,50,71,84,91,104],"be":[33,51,92],"routed":[34,52,66,93],"due":[35],"large":[37],"bounding":[38,61,79],"boxes":[39,62],"and":[40,65,99,108,117,124],"number":[41],"of":[42,88,122],"terminals,":[43],"it":[44],"partitioned":[46],"into":[47],"several":[48],"subnets":[49],"parallel.":[54],"Second,":[55],"low":[56,125],"nets":[58,90,127],"with":[59,119,139],"non-overlapping":[60],"are":[63,102,128],"identified":[64],"parallel":[68],"as":[69],"well":[70],"further":[72],"speed":[73],"up":[74],"process.":[77],"box":[80],"graph":[81],"was":[82],"constructed":[83],"facilitate":[85],"process":[87],"selecting":[89],"concurrently.":[94],"In":[95],"addition,":[96],"load":[97],"balancing":[98],"synchronization":[100],"strategies":[101],"introduced":[103],"raise":[105],"efficiency":[107],"ensure":[109],"deterministic":[111],"results.":[112],"Experiments":[113],"on":[114,148],"different":[115],"platforms":[116],"benchmarks":[118],"various":[120],"combinations":[121],"carried":[129],"out.":[130],"This":[131],"technique":[132],"improves":[133],"run-time":[135],"by":[136,143],"~1.9":[137],"\u00d7":[138],"quality":[141],"degrading":[142],"no":[144],"more":[145],"than":[146],"2.3%,":[147],"a":[149],"quad-core":[150],"processor":[151],"platform.":[152]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}