{"id":"https://openalex.org/W2077117260","doi":"https://doi.org/10.1109/fpl.2013.6645548","title":"A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm","display_name":"A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2077117260","doi":"https://doi.org/10.1109/fpl.2013.6645548","mag":"2077117260"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034193518","display_name":"Chin Hau Hoo","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Chin Hau Hoo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034193518"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.78934435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8303406238555908},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7168653607368469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7054932117462158},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5987979769706726},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5261630415916443},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.508080244064331},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4759630560874939},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46243178844451904},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.43759724497795105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4352201819419861},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39160269498825073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3660004734992981},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18540403246879578},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17964240908622742},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17790108919143677},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.14915776252746582},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14696094393730164},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1369708776473999},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07200604677200317}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8303406238555908},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7168653607368469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7054932117462158},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5987979769706726},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5261630415916443},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.508080244064331},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4759630560874939},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46243178844451904},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.43759724497795105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4352201819419861},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39160269498825073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3660004734992981},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18540403246879578},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17964240908622742},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17790108919143677},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.14915776252746582},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14696094393730164},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1369708776473999},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07200604677200317},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2013.6645548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/83346","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/83346","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1970278706","https://openalex.org/W1977850862","https://openalex.org/W2001824086","https://openalex.org/W2027006313","https://openalex.org/W2041557219","https://openalex.org/W2086839192","https://openalex.org/W2110134128","https://openalex.org/W2126165200","https://openalex.org/W2135987877","https://openalex.org/W2137663768","https://openalex.org/W2137769675","https://openalex.org/W2138840350","https://openalex.org/W2141519923","https://openalex.org/W2148674376","https://openalex.org/W2150667885","https://openalex.org/W2151477922","https://openalex.org/W2275304190","https://openalex.org/W4245470751","https://openalex.org/W4253194951","https://openalex.org/W6672355795","https://openalex.org/W6676179132","https://openalex.org/W6681025219"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2259094912","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W229101532","https://openalex.org/W2113774150"],"abstract_inverted_index":{"Leakage":[0],"power":[1,10,25,36,55,80,111],"has":[2,68],"become":[3],"an":[4,92],"important":[5],"component":[6],"of":[7,23,95,107,110],"the":[8,31,43,63,78,87,100,108],"total":[9],"consumption":[11],"in":[12,26,38,105],"FPGAs":[13,27,39],"as":[14,97],"process":[15],"technology":[16],"shrinks.":[17],"In":[18,46,61],"addition,":[19,62],"a":[20,51,72],"significant":[21],"amount":[22],"leakage":[24,35],"is":[28],"consumed":[29],"by":[30],"routing":[32,44,66],"resources.":[33,45],"Therefore,":[34],"reduction":[37],"should":[40],"begin":[41],"with":[42,71],"this":[47],"paper,":[48],"we":[49],"propose":[50],"novel":[52],"directional":[53],"coarse-grained":[54],"gating":[56,81,112],"architecture":[57],"for":[58],"switch":[59],"boxes.":[60],"existing":[64,101],"VPR":[65,102],"algorithm":[67],"been":[69],"adapted":[70],"new":[73,79,88],"cost":[74,89,103],"function":[75,90,104],"to":[76,99],"support":[77],"architecture.":[82],"Results":[83],"have":[84],"shown":[85],"that":[86,114],"yields":[91],"average":[93],"improvement":[94],"22%":[96],"compared":[98],"terms":[106],"number":[109],"regions":[113],"can":[115],"be":[116],"turned":[117],"off.":[118]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}