{"id":"https://openalex.org/W2081132365","doi":"https://doi.org/10.1109/fpl.2013.6645541","title":"High-level synthesis with behavioral level multi-cycle path analysis","display_name":"High-level synthesis with behavioral level multi-cycle path analysis","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2081132365","doi":"https://doi.org/10.1109/fpl.2013.6645541","mag":"2081132365"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110540564","display_name":"Hongbin Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Hongbin Zheng","raw_affiliation_strings":["Advanced Digital Sciences Center, Singapore","Adv. Digital Sci. Center, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center, Singapore","institution_ids":["https://openalex.org/I4210108443"]},{"raw_affiliation_string":"Adv. Digital Sci. Center, Singapore, Singapore","institution_ids":["https://openalex.org/I4210108443"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026163196","display_name":"Swathi Gurumani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Swathi T. Gurumani","raw_affiliation_strings":["Advanced Digital Sciences Center, Singapore","Adv. Digital Sci. Center, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center, Singapore","institution_ids":["https://openalex.org/I4210108443"]},{"raw_affiliation_string":"Adv. Digital Sci. Center, Singapore, Singapore","institution_ids":["https://openalex.org/I4210108443"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036121633","display_name":"Liwei Yang","orcid":"https://orcid.org/0000-0003-3345-5899"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Liwei Yang","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Tech. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Tech. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, USA","University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090843153","display_name":"Kyle Rupnow","orcid":"https://orcid.org/0000-0003-2908-2225"},"institutions":[{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kyle Rupnow","raw_affiliation_strings":["Advanced Digital Sciences Center","Adv. Digital Sci. Center, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center","institution_ids":["https://openalex.org/I4210108443"]},{"raw_affiliation_string":"Adv. Digital Sci. Center, Singapore, Singapore","institution_ids":["https://openalex.org/I4210108443"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110540564"],"corresponding_institution_ids":["https://openalex.org/I4210108443"],"apc_list":null,"apc_paid":null,"fwci":5.989,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.96312829,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8080708980560303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7226289510726929},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5893399715423584},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5696382522583008},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5289556980133057},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4704386591911316},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4431880712509155},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.413848876953125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3934464752674103},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3923702836036682},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3663942217826843},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32743725180625916},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32574546337127686},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21198326349258423},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10430008172988892},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08951172232627869}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8080708980560303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7226289510726929},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5893399715423584},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5696382522583008},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5289556980133057},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4704386591911316},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4431880712509155},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.413848876953125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3934464752674103},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3923702836036682},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3663942217826843},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32743725180625916},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32574546337127686},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21198326349258423},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10430008172988892},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08951172232627869},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W118713324","https://openalex.org/W1567363020","https://openalex.org/W1965585119","https://openalex.org/W1981911646","https://openalex.org/W1982205631","https://openalex.org/W2000921084","https://openalex.org/W2015529459","https://openalex.org/W2018055497","https://openalex.org/W2030220202","https://openalex.org/W2049600101","https://openalex.org/W2054625910","https://openalex.org/W2058438695","https://openalex.org/W2097265665","https://openalex.org/W2103581911","https://openalex.org/W2103798154","https://openalex.org/W2110085199","https://openalex.org/W2113247137","https://openalex.org/W2116976990","https://openalex.org/W2118124464","https://openalex.org/W2119708813","https://openalex.org/W2131355383","https://openalex.org/W2138901663","https://openalex.org/W2141597697","https://openalex.org/W2147088458","https://openalex.org/W2153185479","https://openalex.org/W2156499539","https://openalex.org/W2157758640","https://openalex.org/W2158566102","https://openalex.org/W2160323811","https://openalex.org/W2168113051","https://openalex.org/W2169394177","https://openalex.org/W2191327475","https://openalex.org/W4232919122","https://openalex.org/W4240633153","https://openalex.org/W4246166885","https://openalex.org/W4251523731","https://openalex.org/W6604839928","https://openalex.org/W6645652479","https://openalex.org/W6654134102","https://openalex.org/W6676718957","https://openalex.org/W6683195904"],"related_works":["https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W2120935739","https://openalex.org/W2123535323","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2142474790","https://openalex.org/W2081132365","https://openalex.org/W1975226036"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,26,54,65,89],"(HLS)":[2],"tools":[3],"generate":[4],"register":[5],"transfer":[6],"level":[7,116],"(RTL)":[8],"hardware":[9],"descriptions":[10],"through":[11],"a":[12],"process":[13],"of":[14,144],"resource":[15],"allocation,":[16],"scheduling":[17],"and":[18,34,87,97,103,128,135,142,160],"binding.":[19],"Intuitively,":[20],"RTL":[21,44],"quality":[22],"influences":[23],"the":[24,29,43,114,140,145],"logic":[25,53,64,88,104],"quality.":[27,72],"Specifically,":[28],"achievable":[30],"clock":[31,37],"rate,":[32],"area,":[33],"latency":[35],"in":[36],"cycles":[38],"will":[39],"be":[40,95],"determined":[41],"by":[42],"description.":[45],"However,":[46],"not":[47],"all":[48,124],"paths":[49,58,93,131],"should":[50],"receive":[51],"equal":[52],"effort":[55,66],"-":[56],"multi-cycle":[57,78,92,110,130],"represent":[59],"an":[60],"opportunity":[61],"to":[62,68,148],"spend":[63],"elsewhere":[67],"achieve":[69,151],"better":[70],"design":[71],"In":[73,106],"this":[74],"paper,":[75],"we":[76,108,150],"perform":[77,109],"optimisation":[79],"on":[80],"chained":[81],"functional":[82],"operations.":[83],"We":[84,118],"couple":[85],"HLS":[86],"synergistically":[90],"so":[91],"can":[94],"identified":[96],"optimised":[98],"coherently":[99],"across":[100],"both":[101],"behavioral":[102,115],"levels.":[105],"addition,":[107],"path":[111],"analysis":[112],"at":[113],"efficiently.":[117],"prove":[119],"that":[120,138],"our":[121],"technique":[122],"examines":[123],"reachable":[125],"circuit":[126],"state":[127],"finds":[129],"including":[132],"control":[133],"flow":[134],"guarding":[136],"conditions":[137],"improve":[139],"flexibility":[141],"power":[143],"technique.":[146],"Compared":[147],"LegUp,":[149],"average":[152],"55%":[153],"execution":[154],"time":[155],"improvement,":[156,159],"29%":[157],"area":[158],"68%":[161],"time-area":[162],"product":[163],"improvement":[164],"targeting":[165],"FPGA":[166],"architecture.":[167]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}