{"id":"https://openalex.org/W2015734495","doi":"https://doi.org/10.1109/fpl.2013.6645510","title":"Impact of hard macro size on FPGA clock rate and place/route time","display_name":"Impact of hard macro size on FPGA clock rate and place/route time","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2015734495","doi":"https://doi.org/10.1109/fpl.2013.6645510","mag":"2015734495"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087018699","display_name":"Christopher Lavin","orcid":"https://orcid.org/0000-0002-8091-0973"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Lavin","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Nelson","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018034033","display_name":"Brad Hutchings","orcid":"https://orcid.org/0000-0002-2991-0230"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brad Hutchings","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Brigham Young Univ., Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":3.3962,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92802532,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.9260284900665283},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6830506324768066},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6515445709228516},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5927497148513794},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5924642086029053},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5230365991592407},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.47770097851753235},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3923027515411377},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35621023178100586},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11481121182441711},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10552224516868591},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10247427225112915},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08680054545402527}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.9260284900665283},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6830506324768066},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6515445709228516},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5927497148513794},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5924642086029053},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5230365991592407},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.47770097851753235},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3923027515411377},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35621023178100586},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11481121182441711},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10552224516868591},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10247427225112915},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08680054545402527},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W648862186","https://openalex.org/W753763761","https://openalex.org/W1587494897","https://openalex.org/W2007945515","https://openalex.org/W2008531154","https://openalex.org/W2096445089","https://openalex.org/W2100664117","https://openalex.org/W2103127274","https://openalex.org/W2128492110","https://openalex.org/W2151758817","https://openalex.org/W2554510265","https://openalex.org/W6634812723"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1993041309","https://openalex.org/W4312888585","https://openalex.org/W2533938775"],"abstract_inverted_index":{"Hard":[0],"macros":[1,25,55,89,105],"are":[2,7,13,90],"completely":[3],"placed/routed":[4],"elements":[5],"that":[6,12,64],"treated":[8],"as":[9,16,35,57,93],"primitives":[10,31],"and":[11,32,34,40,62,99],"relatively":[14],"placed":[15,39],"a":[17,76,118,121],"single":[18],"element.":[19],"A":[20],"system":[21],"composed":[22],"of":[23,27,73,102,120],"such":[24,36,56,92],"consists":[26],"many":[28],"fewer":[29],"effective":[30],"nets":[33],"can":[37],"be":[38,68],"routed":[41],"much":[42,86],"more":[43],"quickly.":[44],"Prior":[45],"work":[46],"in":[47,80,124],"this":[48,84],"research":[49],"area":[50],"dealt":[51],"with":[52,75],"small,":[53],"general-purpose":[54],"16-bit":[58],"registers,":[59],"adders,":[60],"etc.,":[61,98],"demonstrated":[63],"place/route":[65,111],"time":[66,112],"could":[67],"reduced":[69],"by":[70,113,136],"an":[71,114,137],"order":[72],"magnitude":[74],"corresponding":[77],"3-4X":[78],"reduction":[79,123],"clock":[81],"rate.":[82],"In":[83],"work,":[85,135],"larger":[87,104],"hard":[88],"developed":[91],"mixers,":[94],"softcore":[95],"processors,":[96],"FFTs,":[97],"the":[100],"use":[101],"these":[103],"is":[106,129],"shown":[107],"to":[108,133],"further":[109],"reduce":[110],"additional":[115,138],"2.5-4X,":[116],"for":[117],"total":[119],"30-40X":[122],"compile":[125],"time.":[126],"Clock":[127],"rate":[128],"also":[130],"improved,":[131],"relative":[132],"earlier":[134],"60-70%.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}