{"id":"https://openalex.org/W2046964635","doi":"https://doi.org/10.1109/fpl.2013.6645504","title":"RIFFA 2.0: A reusable integration framework for FPGA accelerators","display_name":"RIFFA 2.0: A reusable integration framework for FPGA accelerators","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2046964635","doi":"https://doi.org/10.1109/fpl.2013.6645504","mag":"2046964635"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://escholarship.org/uc/item/8r01g022","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062323281","display_name":"Matthew Jacobsen","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Jacobsen","raw_affiliation_strings":["Computer Science and Engineering, University of California, San Diego, La Jolla, CA, USA","[Computer Science & Engineering, University of California, San Diego, La Jolla, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Computer Science & Engineering, University of California, San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000231774","display_name":"Ryan Kastner","orcid":"https://orcid.org/0000-0001-9062-5570"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Kastner","raw_affiliation_strings":["Computer Science and Engineering, University of California, San Diego, La Jolla, CA, USA","[Computer Science & Engineering, University of California, San Diego, La Jolla, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"[Computer Science & Engineering, University of California, San Diego, La Jolla, CA, USA]","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":56,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.9216829538345337},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8195503950119019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.747857928276062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6943134069442749},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5605279803276062},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5392220616340637},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.4267650544643402},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35468167066574097}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.9216829538345337},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8195503950119019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.747857928276062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6943134069442749},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5605279803276062},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5392220616340637},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.4267650544643402},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35468167066574097}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2013.6645504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},{"id":"pmh:oai:escholarship.org:ark:/13030/qt8r01g022","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/8r01g022","pdf_url":"https://escholarship.org/uc/item/8r01g022","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, vol 8, iss 4","raw_type":"article"},{"id":"pmh:qt8r01g022","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/8r01g022","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jacobsen, M; Richmond, D; Hogains, M; & Kastner, R. (2015). RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 8(4). doi: 10.1145/2815631. UC San Diego: Retrieved from: http://www.escholarship.org/uc/item/8r01g022","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:escholarship.org:ark:/13030/qt8r01g022","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/8r01g022","pdf_url":"https://escholarship.org/uc/item/8r01g022","source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, vol 8, iss 4","raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2046964635.pdf","grobid_xml":"https://content.openalex.org/works/W2046964635.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W206402374","https://openalex.org/W833222660","https://openalex.org/W2009116444","https://openalex.org/W2041958163","https://openalex.org/W2061356130","https://openalex.org/W2079055933","https://openalex.org/W2080804082","https://openalex.org/W2099916047","https://openalex.org/W2113755305","https://openalex.org/W2123495558","https://openalex.org/W2126948472","https://openalex.org/W2155287007","https://openalex.org/W6623245389"],"related_works":["https://openalex.org/W4385894176","https://openalex.org/W2347371119","https://openalex.org/W2612768808","https://openalex.org/W3131402800","https://openalex.org/W2593071546","https://openalex.org/W2388965158","https://openalex.org/W2808480228","https://openalex.org/W2366201982","https://openalex.org/W3135214639","https://openalex.org/W1564576805"],"abstract_inverted_index":{"We":[0],"present":[1],"RIFFA":[2,11,59,71,76],"2.0,":[3],"a":[4,46,67,88],"reusable":[5],"integration":[6],"framework":[7,47],"for":[8,17,24],"FPGA":[9,18,57],"accelerators.":[10],"2.0":[12,60,72],"provides":[13],"communication":[14],"and":[15,26,96,98,108,118],"synchronization":[16],"accelerated":[19],"applications":[20],"using":[21],"simple":[22],"interfaces":[23],"hardware":[25,117],"software.":[27],"Our":[28],"goal":[29],"is":[30],"to":[31,63,66,125],"expand":[32],"the":[33,74,122,127],"use":[34],"of":[35,82],"FPGAs":[36,65,86],"as":[37,43],"an":[38],"acceleration":[39],"platform":[40],"by":[41,78],"releasing,":[42],"open":[44],"source,":[45],"that":[48,113],"easily":[49],"integrates":[50],"software":[51,119],"running":[52],"on":[53],"commodity":[54],"CPUs":[55],"with":[56],"cores.":[58],"uses":[61],"PCIe":[62,91,123],"connect":[64],"CPU's":[68],"system":[69],"bus.":[70],"extends":[73],"original":[75],"project":[77],"supporting":[79],"more":[80,90],"classes":[81],"Xilinx":[83],"FPGAs,":[84],"multiple":[85],"in":[87],"system,":[89],"link":[92,124],"configurations,":[93],"higher":[94],"bandwidth,":[95],"Linux":[97],"Windows":[99],"operating":[100],"systems.":[101],"This":[102],"release":[103],"also":[104],"supports":[105],"C/C++,":[106],"Java,":[107],"Python":[109],"bindings.":[110],"Tests":[111],"show":[112],"data":[114],"transfers":[115],"between":[116],"can":[120],"saturate":[121],"achieve":[126],"highest":[128],"bandwidth":[129],"possible.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}