{"id":"https://openalex.org/W2087493637","doi":"https://doi.org/10.1109/fpl.2013.6645499","title":"Defect-robust FPGA architectures for intellectual property cores in system LSI","display_name":"Defect-robust FPGA architectures for intellectual property cores in system LSI","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2087493637","doi":"https://doi.org/10.1109/fpl.2013.6645499","mag":"2087493637"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102114017","display_name":"Kazuki Inoue","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuki Inoue","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Qian Zhao","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Chuo, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4801,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70910985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"112","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8544778823852539},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7601938843727112},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6345086097717285},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.6342384815216064},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6257912516593933},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5672985315322876},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47055840492248535},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.46154266595840454},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.42497706413269043},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4183174669742584},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3702576458454132},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3279215097427368},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18714037537574768},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.15065205097198486}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8544778823852539},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7601938843727112},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6345086097717285},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.6342384815216064},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6257912516593933},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5672985315322876},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47055840492248535},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.46154266595840454},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42497706413269043},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4183174669742584},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3702576458454132},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3279215097427368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18714037537574768},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.15065205097198486},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W197282482","https://openalex.org/W378552470","https://openalex.org/W1579554035","https://openalex.org/W1594667974","https://openalex.org/W1993237560","https://openalex.org/W2003145829","https://openalex.org/W2035847677","https://openalex.org/W2037371243","https://openalex.org/W2045726766","https://openalex.org/W2068920660","https://openalex.org/W2075977842","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2168493238","https://openalex.org/W2968087591","https://openalex.org/W6612978384","https://openalex.org/W6662167024"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"In":[0,73,97],"this":[1,98],"paper,":[2],"we":[3,75,100],"propose":[4],"fault-tolerant":[5,110],"field-programmable":[6],"gate":[7],"array":[8,89],"(FPGA)":[9],"architectures":[10,54,116,145],"and":[11,61,67,107,124],"their":[12],"computer-aid":[13],"design":[14],"(CAD)":[15],"for":[16,64,70,81,155],"intellectual":[17],"property":[18],"(IP)":[19],"cores":[20,41],"in":[21,29,152],"system":[22],"large-scale":[23],"integration":[24,32],"(LSI).":[25],"Unlike":[26],"discrete":[27],"FPGAs,":[28],"which":[30],"the":[31,102,108,122,127,135],"scale":[33],"can":[34,86],"be":[35],"made":[36],"relatively":[37],"large,":[38],"programmable":[39,94],"IP":[40,95],"must":[42],"correspond":[43],"to":[44,92],"arrays":[45],"of":[46,52,104,158,161],"various":[47,88],"sizes.":[48],"The":[49],"key":[50],"features":[51],"our":[53,115,144],"are":[55],"regular":[56],"tile":[57],"structure,":[58],"spare":[59],"modules":[60],"bypass":[62],"wires":[63],"fault":[65,153],"avoidance,":[66],"configuration":[68],"mechanism":[69],"single-cycle":[71],"reconfiguration.":[72],"addition,":[74],"develop":[76],"routing":[77],"tools,":[78],"namely":[79],"EasyRouter":[80],"proposed":[82,109],"architecture.":[83],"This":[84],"tool":[85],"handle":[87],"sizes":[90],"corresponding":[91],"developed":[93],"cores.":[96],"evaluation,":[99],"compared":[101,129],"performances":[103],"conventional":[105,131,138],"FPGA":[106,111,132],"architectures.":[112,133],"On":[113],"average,":[114],"have":[117],"less":[118],"than":[119],"2.2":[120],"times":[121,126],"area":[123],"1.3":[125],"delay":[128],"with":[130,147],"At":[134],"same":[136],"time,":[137],"FP-GAs":[139],"cannot":[140],"tolerate":[141],"faults,":[142],"whereas":[143],"perform":[146],"a":[148,156],"90%":[149],"success":[150],"rate":[151],"avoidance":[154],"ratio":[157],"faulty":[159],"tiles":[160],"1%":[162],"or":[163],"less.":[164]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}