{"id":"https://openalex.org/W2151329817","doi":"https://doi.org/10.1109/fpl.2013.6645497","title":"Altering LUT configuration for wear-out mitigation of FPGA-mapped designs","display_name":"Altering LUT configuration for wear-out mitigation of FPGA-mapped designs","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2151329817","doi":"https://doi.org/10.1109/fpl.2013.6645497","mag":"2151329817"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2013.6645497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071119931","display_name":"Parthasarathy M. B. Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Parthasarathy M. B. Rao","raw_affiliation_strings":["Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065580667","display_name":"Abdulazim Amouri","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdulazim Amouri","raw_affiliation_strings":["Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047542446","display_name":"Saman Kiamehr","orcid":"https://orcid.org/0000-0003-1536-3819"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saman Kiamehr","raw_affiliation_strings":["Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi B. Tahoori","raw_affiliation_strings":["Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.2002,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.82563824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8418866395950317},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.808302104473114},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7232827544212341},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6368834972381592},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5433768033981323},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4969957172870636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4922462999820709},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4428237974643707},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4163411855697632},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3642323613166809},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3219238519668579},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21635445952415466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20375609397888184},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09525170922279358},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07698798179626465},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07497888803482056}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8418866395950317},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.808302104473114},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7232827544212341},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6368834972381592},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5433768033981323},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4969957172870636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4922462999820709},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4428237974643707},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4163411855697632},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3642323613166809},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3219238519668579},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21635445952415466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20375609397888184},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09525170922279358},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07698798179626465},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07497888803482056},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2013.6645497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Conference on Field programmable Logic and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W53242694","https://openalex.org/W1600691640","https://openalex.org/W1943183861","https://openalex.org/W1997914505","https://openalex.org/W2006584048","https://openalex.org/W2019750535","https://openalex.org/W2070072592","https://openalex.org/W2116750875","https://openalex.org/W2138383740","https://openalex.org/W2173999255"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2604877941","https://openalex.org/W3146360095","https://openalex.org/W2374017528","https://openalex.org/W2390885485","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"Bias":[0],"Temperature":[1],"Instability":[2],"(BTI)":[3],"plays":[4],"a":[5],"significant":[6],"role":[7],"in":[8,78],"transistor":[9],"aging.":[10,43],"As":[11],"the":[12,48,51,58,86,89,99,102,107,111,134,137],"device":[13],"dimensions":[14],"shrink":[15],"due":[16],"to":[17,41,74,115],"technology":[18],"scaling,":[19],"this":[20,68],"problem":[21],"poses":[22],"serious":[23],"reliability":[24],"issues.":[25],"Field":[26],"Programmable":[27],"Gate":[28],"Arrays":[29],"(FPGAs)":[30],"use":[31],"very":[32],"advanced":[33],"nano-scaled":[34],"CMOS":[35],"technologies,":[36],"which":[37],"makes":[38],"them":[39],"vulnerable":[40],"BTI-induced":[42,63,76,127],"Previous":[44],"studies":[45],"have":[46],"analyzed":[47],"relationship":[49],"between":[50],"configuration":[52,87],"of":[53,65,88,101,129,136],"Look-Up":[54],"Tables":[55],"(LUTs)":[56],"and":[57,92,132],"input":[59,94],"signal":[60,95],"probabilities":[61],"against":[62],"aging":[64,77,128],"LUTs.":[66,79],"In":[67],"paper,":[69],"we":[70],"propose":[71],"two":[72],"methods":[73,109,124],"mitigate":[75,126],"The":[80,118],"mitigation":[81],"is":[82],"performed":[83],"by":[84,142],"manipulating":[85],"used":[90],"LUTs":[91],"their":[93],"probabilities,":[96],"while":[97],"maintaining":[98],"functionality":[100],"mapped":[103],"design.":[104],"We":[105],"implemented":[106],"proposed":[108],"using":[110],"academic":[112],"tool":[113],"Verilog":[114],"Routing":[116],"(VTR).":[117],"experimental":[119],"results":[120],"show":[121],"that":[122],"our":[123],"can":[125],"LUT":[130],"substantially":[131],"improve":[133],"lifetime":[135],"FPGA-mapped":[138],"designs,":[139],"on":[140],"average,":[141],"more":[143],"than":[144],"200%.":[145]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}