{"id":"https://openalex.org/W1978784371","doi":"https://doi.org/10.1109/fpl.2012.6339266","title":"A fast and high quality stereo matching algorithm on FPGA","display_name":"A fast and high quality stereo matching algorithm on FPGA","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1978784371","doi":"https://doi.org/10.1109/fpl.2012.6339266","mag":"1978784371"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000565201","display_name":"Minxi Jin","orcid":"https://orcid.org/0009-0001-6649-2445"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Minxi Jin","raw_affiliation_strings":["Systems and Information Engineering, University of Tsukuba, Tsukuba, Japan","Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai 305-8573 JAPAN"],"affiliations":[{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai 305-8573 JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102968876","display_name":"Tsutomu Maruyama","orcid":"https://orcid.org/0000-0003-3857-2357"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsutomu Maruyama","raw_affiliation_strings":["Systems and Information Engineering, University of Tsukuba, Tsukuba, Japan","Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai 305-8573 JAPAN"],"affiliations":[{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Systems and Information Engineering, University of Tsukuba, 1-1-1 Ten-ou-dai 305-8573 JAPAN","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000565201"],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":3.5691,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93520339,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"507","last_page":"510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7742094993591309},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7545620799064636},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5644649863243103},{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.4756574034690857},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4611409604549408},{"id":"https://openalex.org/keywords/vertex","display_name":"Vertex (graph theory)","score":0.44837814569473267},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4235611855983734},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42085200548171997},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3894549012184143},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.30499517917633057},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.0861687958240509},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.07765376567840576},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07273036241531372}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7742094993591309},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7545620799064636},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5644649863243103},{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.4756574034690857},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4611409604549408},{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.44837814569473267},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4235611855983734},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42085200548171997},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3894549012184143},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.30499517917633057},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.0861687958240509},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.07765376567840576},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07273036241531372},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1966402822","https://openalex.org/W1996126470","https://openalex.org/W2004263274","https://openalex.org/W2021738976","https://openalex.org/W2059212813","https://openalex.org/W2080740673","https://openalex.org/W2090451013","https://openalex.org/W2099646760","https://openalex.org/W2104974755","https://openalex.org/W2112421488","https://openalex.org/W2113873920","https://openalex.org/W2128369195","https://openalex.org/W2144246366","https://openalex.org/W2153540964","https://openalex.org/W6679224724"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W3135697610","https://openalex.org/W2373535795","https://openalex.org/W2085033728"],"abstract_inverted_index":{"In":[0,18],"this":[1],"paper,":[2],"we":[3],"describe":[4],"an":[5],"FPGA":[6],"stereo":[7],"vision":[8],"system":[9],"with":[10,67],"lower":[11,37],"error":[12,38,63],"rate":[13,39,64],"and":[14,26,72],"high":[15,47],"processing":[16,48,74],"speed.":[17,49],"our":[19],"system,":[20],"two":[21],"algorithms,":[22,71],"the":[23,36,41,46,53,56,68],"cost":[24],"aggregation":[25],"fast":[27],"locally":[28],"consistent":[29],"dense":[30],"stereo,":[31],"are":[32],"used":[33],"to":[34,85],"achieve":[35],"on":[40,58],"pipelined":[42],"circuit":[43,57],"while":[44],"maintaining":[45],"We":[50],"have":[51],"evaluated":[52],"performance":[54],"of":[55],"Xilinx":[59],"Vertex-6":[60],"FPGAs.":[61],"Its":[62],"is":[65,76],"competitive":[66],"top-level":[69],"software":[70],"its":[73],"speed":[75],"almost":[77],"2":[78],"clock":[79],"cycles":[80],"per":[81],"pixel,":[82],"which":[83],"reaches":[84],"507.4":[86],"fps":[87],"for":[88],"640":[89],"\u00d7":[90],"480":[91],"pixel":[92],"images.":[93]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}