{"id":"https://openalex.org/W2063970596","doi":"https://doi.org/10.1109/fpl.2012.6339257","title":"Exploiting run-time reconfiguration in stencil computation","display_name":"Exploiting run-time reconfiguration in stencil computation","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2063970596","doi":"https://doi.org/10.1109/fpl.2012.6339257","mag":"2063970596"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103060695","display_name":"Xinyu Niu","orcid":"https://orcid.org/0000-0003-0202-9408"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Xinyu Niu","raw_affiliation_strings":["Department of Computing, School of Engineering, Imperial College London, UK","[Dept. of Computing, School of Engineering, Imperial College, London, UK]"],"affiliations":[{"raw_affiliation_string":"Department of Computing, School of Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Computing, School of Engineering, Imperial College, London, UK]","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037642987","display_name":"Qiwei Jin","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Qiwei Jin","raw_affiliation_strings":["Department of Computing, School of Engineering, Imperial College London, UK","[Dept. of Computing, School of Engineering, Imperial College, London, UK]"],"affiliations":[{"raw_affiliation_string":"Department of Computing, School of Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Computing, School of Engineering, Imperial College, London, UK]","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, School of Engineering, Imperial College London, UK","[Dept. of Computing, School of Engineering, Imperial College, London, UK]"],"affiliations":[{"raw_affiliation_string":"Department of Computing, School of Engineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Computing, School of Engineering, Imperial College, London, UK]","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409481","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0002-5865-6227"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, China","School of Electronic Information Engineering, Tianjin University, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047866659","display_name":"Oliver Pell","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143063","display_name":"Maxeler Technologies (United Kingdom)","ror":"https://ror.org/05bm26z17","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210143063"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Oliver Pell","raw_affiliation_strings":["Maxeler Technologies, UK"],"affiliations":[{"raw_affiliation_string":"Maxeler Technologies, UK","institution_ids":["https://openalex.org/I4210143063"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103060695"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":3.22894854,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92789825,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"4","issue":null,"first_page":"173","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.9279142022132874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.830034613609314},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8032782673835754},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7554222941398621},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6686761379241943},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6670849919319153},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6560383439064026},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5950044989585876},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5628568530082703},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5195475220680237},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4503428637981415},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.26124000549316406},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16298136115074158},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10325077176094055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0649670660495758}],"concepts":[{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.9279142022132874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.830034613609314},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8032782673835754},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7554222941398621},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6686761379241943},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6670849919319153},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6560383439064026},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5950044989585876},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5628568530082703},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5195475220680237},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4503428637981415},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.26124000549316406},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16298136115074158},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10325077176094055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0649670660495758},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1725586073","https://openalex.org/W1986866754","https://openalex.org/W1987873989","https://openalex.org/W1996049317","https://openalex.org/W2048578917","https://openalex.org/W2071930640","https://openalex.org/W2072974923","https://openalex.org/W2096672917","https://openalex.org/W2100304552","https://openalex.org/W2131455863","https://openalex.org/W2132758316","https://openalex.org/W2150629404","https://openalex.org/W2154786353","https://openalex.org/W2155742588","https://openalex.org/W2160367103","https://openalex.org/W2297943345","https://openalex.org/W2335592298","https://openalex.org/W3152199537","https://openalex.org/W4230946966","https://openalex.org/W6637606375","https://openalex.org/W6679267269","https://openalex.org/W7075717824"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2077035242","https://openalex.org/W2138895528","https://openalex.org/W3042643149","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107","https://openalex.org/W2084703527"],"abstract_inverted_index":{"Stencil":[0],"computation":[1],"is":[2,27,54],"computationally":[3],"intensive":[4],"and":[5,32,99,102],"required":[6],"by":[7,29],"many":[8],"applications.":[9],"This":[10],"paper":[11],"proposes":[12],"an":[13,73,107],"approach":[14],"to":[15,37,80],"exploit":[16],"run-time":[17],"reconfigurability":[18],"of":[19,76,83],"field-programmable":[20],"accelerators":[21],"for":[22],"stencil":[23],"computation.":[24],"System":[25],"throughput":[26,75],"optimized":[28,57,108],"partitioning,":[30],"analysing":[31],"scheduling":[33],"tasks":[34],"in":[35,66],"applications":[36],"remove":[38],"idle":[39],"functions.":[40],"To":[41],"evaluate":[42],"the":[43,87,95],"proposed":[44],"approach,":[45],"Reverse":[46],"Time":[47],"Migration":[48],"(RTM),":[49],"a":[50,63,67],"high":[51],"performance":[52],"application,":[53],"developed.":[55],"Our":[56],"runtime":[58],"reconfigurable":[59],"solution,":[60],"which":[61],"targets":[62],"Virtex-6":[64],"FPGA":[65,100],"Maxeler":[68],"MAX3424A":[69],"system,":[70],"can":[71],"achieves":[72],"improved":[74],"102.8":[77],"GFlop/s,":[78],"up":[79],"two":[81],"orders":[82],"magnitude":[84],"faster":[85,93,105],"than":[86,94,106],"CPU":[88],"reference":[89],"designs,":[90],"1.59":[91],"times":[92,104],"best":[96],"published":[97],"GPU":[98],"results,":[101],"1.45":[103],"static":[109],"implementation.":[110]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}