{"id":"https://openalex.org/W2059858776","doi":"https://doi.org/10.1109/fpl.2012.6339247","title":"Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study","display_name":"Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2059858776","doi":"https://doi.org/10.1109/fpl.2012.6339247","mag":"2059858776"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037828541","display_name":"Brahim Betkaoui","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Brahim Betkaoui","raw_affiliation_strings":["Department of Computing, Imperial College, London","Department of Computing, Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College, London","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445061","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0001-6108-5157"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, China","[Dept. of Electronic Engineering, Tsinghua University, China]"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Dept. of Electronic Engineering, Tsinghua University, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081452934","display_name":"David B. Thomas","orcid":"https://orcid.org/0000-0002-9671-0917"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David B. Thomas","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College, London","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College, London","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College, London","Department of Computing, Imperial College, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College, London","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037828541"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":1.773,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.85743101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"16","issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/connectome","display_name":"Connectome","score":0.816866934299469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.716849684715271},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.538381040096283},{"id":"https://openalex.org/keywords/neuroscience","display_name":"Neuroscience","score":0.33225899934768677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32039713859558105},{"id":"https://openalex.org/keywords/functional-connectivity","display_name":"Functional connectivity","score":0.26558610796928406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1687806248664856},{"id":"https://openalex.org/keywords/psychology","display_name":"Psychology","score":0.16043579578399658}],"concepts":[{"id":"https://openalex.org/C45715564","wikidata":"https://www.wikidata.org/wiki/Q1292103","display_name":"Connectome","level":3,"score":0.816866934299469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.716849684715271},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.538381040096283},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.33225899934768677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32039713859558105},{"id":"https://openalex.org/C3018011982","wikidata":"https://www.wikidata.org/wiki/Q7316120","display_name":"Functional connectivity","level":2,"score":0.26558610796928406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1687806248664856},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.16043579578399658}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320322392","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549"},{"id":"https://openalex.org/F4320329860","display_name":"National Science and Technology Major Project","ror":null},{"id":"https://openalex.org/F4320330357","display_name":"Tsinghua Initiative Scientific Research Program","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1558145197","https://openalex.org/W2007572995","https://openalex.org/W2022980325","https://openalex.org/W2028645759","https://openalex.org/W2031816166","https://openalex.org/W2037536268","https://openalex.org/W2046526098","https://openalex.org/W2058733701","https://openalex.org/W2083895736","https://openalex.org/W2102067213","https://openalex.org/W2112090702","https://openalex.org/W2149569491","https://openalex.org/W2149899545","https://openalex.org/W2151670383","https://openalex.org/W2152872804","https://openalex.org/W2169528473","https://openalex.org/W2227557434","https://openalex.org/W4254861230","https://openalex.org/W6633191341","https://openalex.org/W6659675631"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2043847720","https://openalex.org/W4312963348","https://openalex.org/W2962960039","https://openalex.org/W2111241003","https://openalex.org/W3019511099","https://openalex.org/W2390279801","https://openalex.org/W3048234683","https://openalex.org/W4200391368","https://openalex.org/W2358668433"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,25,118],"highly":[4],"parallel":[5],"and":[6,96,122],"scalable":[7],"reconfigurable":[8],"design":[9,38,59,111],"for":[10,16],"the":[11,74,103],"All-Pairs":[12],"Shortest-Paths":[13],"(APSP)":[14],"algorithm":[15],"very":[17],"sparse":[18],"networks.":[19],"Our":[20,108],"work":[21],"is":[22,112],"motivated":[23],"by":[24],"computationally":[26],"intensive":[27],"bioinformatics":[28],"application":[29],"that":[30,61],"employs":[31],"this":[32],"memory-latency":[33],"bound":[34],"algorithm.":[35],"The":[36],"proposed":[37],"methodology":[39],"takes":[40],"advantage":[41],"of":[42,47,105],"distributed":[43],"on-chip":[44],"memory":[45],"resources":[46],"modern":[48],"FPGAs":[49],"to":[50,53,86,91],"reduce":[51],"accesses":[52],"high-latency":[54],"off-chip":[55],"memories.":[56],"We":[57],"develop":[58],"optimisations":[60],"yield":[62],"different":[63],"FPGA":[64],"configurations":[65],"which":[66],"are":[67,84],"selected":[68],"at":[69],"run":[70],"time":[71],"based":[72],"on":[73],"input":[75],"graph":[76],"data.":[77],"Using":[78],"human":[79],"brain":[80],"network":[81],"data,":[82],"we":[83],"able":[85],"achieve":[87],"performance":[88],"results":[89],"superior":[90],"those":[92],"from":[93],"multi-core":[94],"CPU":[95,120],"GPU,":[97],"while":[98],"attaining":[99],"linear":[100],"scaling":[101],"over":[102,113],"number":[104],"processors":[106],"introduced.":[107],"FPGA-based":[109],"APSP":[110],"10":[114],"times":[115,124],"faster":[116,125],"than":[117,126],"quad-core":[119],"implementation":[121],"2-5":[123],"an":[127],"AMD":[128],"Cypress":[129],"GPU":[130],"implementation.":[131]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}