{"id":"https://openalex.org/W1999074645","doi":"https://doi.org/10.1109/fpl.2012.6339246","title":"Routing algorithms for FPGAS with sparse intra-cluster routing crossbars","display_name":"Routing algorithms for FPGAS with sparse intra-cluster routing crossbars","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1999074645","doi":"https://doi.org/10.1109/fpl.2012.6339246","mag":"1999074645"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068428043","display_name":"Yehdhih Ould Mohammed Moctar","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yehdhih Ould Mohammed Moctar","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, Riverside, USA","[Department of Computer Science and Engineering, University of California Riverside, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering, University of California Riverside, USA]","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy G. F. Lemieux","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Riverside, Canada","Dept. of Electrical and Computer Engineering, University of British Columbia, Canda"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Riverside, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of British Columbia, Canda","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011244614","display_name":"Philip Brisk","orcid":"https://orcid.org/0000-0003-0083-9781"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Brisk","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, Riverside, USA","[Department of Computer Science and Engineering, University of California Riverside, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering, University of California Riverside, USA]","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068428043"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.249,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.58252077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7970495820045471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7544547319412231},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.680200457572937},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6699536442756653},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6069071292877197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.599533200263977},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5687423944473267},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5229274034500122},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4173809587955475},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3649112582206726},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.33417850732803345},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2784801721572876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2543848752975464},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08934083580970764}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7970495820045471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544547319412231},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.680200457572937},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6699536442756653},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6069071292877197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.599533200263977},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5687423944473267},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5229274034500122},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4173809587955475},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3649112582206726},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.33417850732803345},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2784801721572876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2543848752975464},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08934083580970764},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/fpl.2012.6339246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.380.2341","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.2341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/~lemieux/publications/moctar-fpl2012.pdf","raw_type":"text"},{"id":"pmh:oai:escholarship.org:ark:/13030/qt5sm021zk","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/5sm021zk","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:qt5sm021zk","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/5sm021zk","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Moctar, YOM; Lemieux, GGF; & Brisk, P. Koch, D; Singh, S; & T\u00c3\u00b8rresen, J eds. (2012). Routing algorithms for FPGAS with sparse intra-cluster routing crossbars.. FPL, 91 - 98. doi: 10.1109/FPL.2012.6339246. UC Riverside: Retrieved from: http://www.escholarship.org/uc/item/5sm021zk","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1974233803","https://openalex.org/W1983950263","https://openalex.org/W2035847677","https://openalex.org/W2040166817","https://openalex.org/W2040455347","https://openalex.org/W2050973642","https://openalex.org/W2072249022","https://openalex.org/W2102892811","https://openalex.org/W2104812993","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2113669717","https://openalex.org/W2117492357","https://openalex.org/W2120428171","https://openalex.org/W2138383740","https://openalex.org/W2138840350","https://openalex.org/W2155316178","https://openalex.org/W2156041594","https://openalex.org/W2172234488","https://openalex.org/W2275304190","https://openalex.org/W4232904085","https://openalex.org/W6677897722"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W2127180614","https://openalex.org/W4235531327","https://openalex.org/W2177095534","https://openalex.org/W1964344619","https://openalex.org/W1603115038","https://openalex.org/W2163233359","https://openalex.org/W2184011203","https://openalex.org/W4251026061","https://openalex.org/W4249446840"],"abstract_inverted_index":{"Modern":[0],"FPGAs":[1,42],"employ":[2],"sparse":[3,44],"crossbars":[4,11],"in":[5,71],"their":[6],"intra-cluster":[7,45],"routing.":[8],"Modeling":[9],"these":[10],"enlarges":[12],"the":[13,28,54,104],"routing":[14,39,46],"resource":[15],"graph":[16],"(RRG),":[17],"a":[18,90,94,108],"data":[19],"structure":[20],"used":[21],"by":[22],"most":[23],"FPGA":[24],"routers,":[25],"while":[26],"enlarging":[27],"search":[29],"space":[30],"for":[31,41,138],"finding":[32],"legal":[33],"routes.":[34],"We":[35],"introduce":[36],"two":[37],"scalable":[38],"heuristics":[40],"with":[43,112],"crossbars:":[47],"SElective":[48],"RRG":[49],"Expansion":[50],"(SERRGE),":[51],"which":[52,66],"compresses":[53],"RRG,":[55],"and":[56,62,74,85,122,129],"dynamically":[57],"decompresses":[58],"it":[59,136],"during":[60],"routing,":[61],"Partial":[63],"Pre-Routing":[64],"(PPR),":[65],"locally":[67],"routes":[68,75],"all":[69],"nets":[70,77],"each":[72],"cluster,":[73],"global":[76],"afterwards.":[78],"Our":[79],"experiments":[80],"show":[81],"that:":[82],"(1)":[83],"PPR":[84,124],"SERRGE":[86,113],"converge":[87],"faster":[88,132],"than":[89,103,118,133],"traditional":[91,105],"router":[92],"using":[93],"fully-expanded":[95],"RRG;":[96],"(2)":[97],"they":[98],"both":[99],"achieve":[100],"better":[101,116],"routability":[102,117],"router,":[106],"given":[107],"limited":[109],"runtime":[110],"budget,":[111],"achieving":[114],"1\u20132%":[115],"PPR,":[119],"on":[120],"average;":[121],"(3)":[123],"uses":[125],"far":[126],"less":[127],"memory":[128],"runs":[130],"much":[131],"SERRGE,":[134],"making":[135],"ideal":[137],"high":[139],"capacity":[140],"FPGAs.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}