{"id":"https://openalex.org/W2002528607","doi":"https://doi.org/10.1109/fpl.2012.6339245","title":"On the difficulty of pin-to-wire routing in FPGAs","display_name":"On the difficulty of pin-to-wire routing in FPGAs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2002528607","doi":"https://doi.org/10.1109/fpl.2012.6339245","mag":"2002528607"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002938009","display_name":"Niyati Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Niyati Shah","raw_affiliation_strings":["The Edwards S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"The Edwards S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["The Edwards S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"The Edwards S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002938009"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.9986,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77959616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"6","issue":null,"first_page":"83","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7888894081115723},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7297171354293823},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7204374074935913},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6377695798873901},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5232412219047546},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5057330131530762},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5056819915771484},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48696693778038025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4628993272781372},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4296242594718933},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4209452271461487},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.38259977102279663}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7888894081115723},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7297171354293823},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7204374074935913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6377695798873901},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5232412219047546},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5057330131530762},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5056819915771484},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48696693778038025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4628993272781372},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4296242594718933},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4209452271461487},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.38259977102279663},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.6353","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.6353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/shah/shahfpl12.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W152265269","https://openalex.org/W1487603704","https://openalex.org/W1523051745","https://openalex.org/W1966573088","https://openalex.org/W1971679152","https://openalex.org/W1974233803","https://openalex.org/W1996689269","https://openalex.org/W2035847677","https://openalex.org/W2063553865","https://openalex.org/W2084478983","https://openalex.org/W2113769518","https://openalex.org/W2138840350","https://openalex.org/W2275304190","https://openalex.org/W2416121487"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"While":[0],"FPGA":[1,16,75],"programmable":[2],"routing":[3,81,93,205],"networks":[4],"are":[5,41],"designed":[6],"to":[7,13,23,49,58,84,115,123,137,145,183,212],"connect":[8,76],"logic":[9],"block":[10],"output":[11],"pins":[12,27],"input":[14],"pins,":[15],"users":[17],"and":[18,28,39,117,165,207,219],"architects":[19],"sometimes":[20],"become":[21],"motivated":[22,42],"create":[24],"connections":[25,198],"between":[26],"specific":[29,189],"wires":[30],"in":[31,55,73,101,186],"an":[32,133],"FPGA.":[33],"We":[34,128],"call":[35],"these":[36],"pin-to-wire":[37,80,126,197],"connections,":[38],"they":[40,221],"by":[43,77,154,163,171],"several":[44],"reasons:":[45],"first,":[46],"a":[47,146,172],"desire":[48],"employ":[50],"routing-by-abutment,":[51,138],"as":[52,97],"commonly":[53],"done":[54],"custom":[56],"VLSI,":[57],"build":[59],"modular,":[60],"pre-laid":[61],"out":[62],"systems.":[63],"Second,":[64],"partial":[65],"reconfiguration":[66],"of":[67,87,149,174,217],"FPGAs":[68],"often":[69],"requires":[70],"that":[71,89,139,157,195],"circuits":[72],"the":[74,92,98,102,106,140,150,158,166,188,204],"abutment.":[78],"Third,":[79],"is":[82,122,181,210],"required":[83],"make":[85],"use":[86],"resources":[88],"reside":[90],"within":[91],"network":[94],"itself,":[95],"such":[96,125],"plentiful":[99],"multiplexers":[100],"network,":[103],"or":[104],"even":[105],"configuration":[107],"bits":[108],"themselves.":[109],"In":[110],"this":[111,178],"paper":[112],"we":[113,193],"attempt":[114],"understand":[116],"measure":[118],"how":[119],"difficult":[120],"it":[121,180,209],"form":[124],"connections.":[127],"show,":[129],"for":[130],"example,":[131],"under":[132,225],"experimental":[134],"scenario":[135],"close":[136],"total":[141],"routed":[142],"wirelength":[143],"compared":[144],"flat":[147],"placement":[148],"complete":[151],"system":[152],"increases":[153,162],"about":[155],"6%,":[156],"critical":[159],"path":[160],"delay":[161],"15%":[164],"router":[167],"effort":[168],"goes":[169],"up":[170],"factor":[173],"3.5.":[175],"To":[176],"achieve":[177],"result,":[179],"important":[182],"be":[184,223],"careful":[185],"selecting":[187],"target":[190],"wires.":[191],"Overall":[192],"demonstrate":[194],"while":[196],"definitely":[199],"impose":[200],"increased":[201],"stress":[202],"on":[203],"architecture":[206],"router,":[208],"possible":[211],"route":[213],"some":[214,226],"reasonable":[215],"number":[216],"them,":[218],"so":[220],"can":[222],"used":[224],"circumstances.":[227]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}