{"id":"https://openalex.org/W1987715275","doi":"https://doi.org/10.1109/fpl.2012.6339243","title":"Using DSP block pre-adders in pipeline SDF FFT implementations in contemporary FPGAs","display_name":"Using DSP block pre-adders in pipeline SDF FFT implementations in contemporary FPGAs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1987715275","doi":"https://doi.org/10.1109/fpl.2012.6339243","mag":"1987715275"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082737603","display_name":"Carl Ingemarsson","orcid":"https://orcid.org/0000-0002-9902-8825"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Carl Ingemarsson","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Linkoping, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, SE-581 83, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, SE-581 83, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078608165","display_name":"Petter K\u00e4llstr\u00f6m","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Petter Kallstrom","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Linkoping, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, SE-581 83, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, SE-581 83, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028423819","display_name":"Oscar Gustafsson","orcid":"https://orcid.org/0000-0003-3470-3911"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Oscar Gustafsson","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, Linkoping, Sweden","Dept. of Electrical Engineering, Link\u00f6ping University, SE-581 83, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Link\u00f6ping University, SE-581 83, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082737603"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.2448,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.51227822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"c 19","issue":null,"first_page":"71","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8997416496276855},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8190730810165405},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7392612099647522},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7366489768028259},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7206065654754639},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5813738703727722},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5754461288452148},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5484824180603027},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5009026527404785},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4936429262161255},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37376219034194946},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3578554391860962},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2067343294620514},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12462607026100159},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07595854997634888},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07326295971870422}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8997416496276855},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8190730810165405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7392612099647522},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7366489768028259},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7206065654754639},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5813738703727722},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5754461288452148},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5484824180603027},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5009026527404785},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4936429262161255},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37376219034194946},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3578554391860962},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2067343294620514},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12462607026100159},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07595854997634888},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07326295971870422},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339243","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1900969659","https://openalex.org/W1923763959","https://openalex.org/W1983657887","https://openalex.org/W2104199626","https://openalex.org/W2132324656","https://openalex.org/W2161395307","https://openalex.org/W6640355072"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2129868416","https://openalex.org/W2364181090","https://openalex.org/W2015457513","https://openalex.org/W4255416339","https://openalex.org/W2112595260","https://openalex.org/W3082514006"],"abstract_inverted_index":{"Many":[0],"contemporary":[1],"FPGAs":[2],"have":[3],"introduced":[4],"a":[5,75],"pre-adder":[6,37,61],"before":[7],"the":[8,25,29,36,53,60,67],"hard":[9],"multipliers,":[10],"primarily":[11],"aimed":[12],"at":[13],"linear-phase":[14],"FIR":[15],"filters.":[16],"In":[17],"this":[18],"work,":[19],"structural":[20],"modifications":[21],"are":[22],"proposed":[23],"with":[24],"aim":[26],"of":[27,52],"reducing":[28],"LUT":[30,54],"resource":[31],"utilization":[32],"and,":[33],"finally,":[34],"using":[35],"for":[38],"implementing":[39],"single":[40],"path":[41],"delay":[42],"feedback":[43],"pipeline":[44],"FFTs.":[45],"The":[46],"results":[47],"show":[48],"that":[49],"two":[50],"thirds":[51],"resources":[55],"can":[56],"be":[57],"saved":[58],"when":[59],"has":[62],"bypass":[63],"functionality,":[64],"as":[65],"in":[66],"Xilinx":[68],"6":[69],"and":[70],"7":[71],"series,":[72],"compared":[73],"to":[74],"direct":[76],"mapping.":[77]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}