{"id":"https://openalex.org/W2067272463","doi":"https://doi.org/10.1109/fpl.2012.6339240","title":"Limitations of incremental signal-tracing for FPGA debug","display_name":"Limitations of incremental signal-tracing for FPGA debug","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2067272463","doi":"https://doi.org/10.1109/fpl.2012.6339240","mag":"2067272463"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025451600"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":3.2132,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91738227,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"1800","issue":null,"first_page":"49","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8508868217468262},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7735979557037354},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7602048516273499},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.7103532552719116},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6865329742431641},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6386755108833313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6214545369148254},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.47271034121513367},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4556442201137543},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44486480951309204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42741748690605164},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32688239216804504},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.23088371753692627},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12379559874534607},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11287221312522888}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8508868217468262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7735979557037354},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7602048516273499},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.7103532552719116},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6865329742431641},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6386755108833313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6214545369148254},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.47271034121513367},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4556442201137543},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44486480951309204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42741748690605164},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32688239216804504},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.23088371753692627},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12379559874534607},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11287221312522888},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.727.914","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.727.914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ece.ubc.ca/%7Eeddieh/hung_fpl12.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W197484898","https://openalex.org/W1570833211","https://openalex.org/W1604136049","https://openalex.org/W2043788727","https://openalex.org/W2105993342","https://openalex.org/W2107662612","https://openalex.org/W2115402073","https://openalex.org/W2126343776","https://openalex.org/W2130934470","https://openalex.org/W2135660453","https://openalex.org/W2138383740","https://openalex.org/W2141261568","https://openalex.org/W2156041594","https://openalex.org/W2159381165","https://openalex.org/W2293356837","https://openalex.org/W4243913580","https://openalex.org/W4249551816","https://openalex.org/W4285719527","https://openalex.org/W6634139532","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2967463586","https://openalex.org/W2765830098","https://openalex.org/W1971989957","https://openalex.org/W138412134","https://openalex.org/W3147005146","https://openalex.org/W2108078705","https://openalex.org/W2993910401","https://openalex.org/W2062141481","https://openalex.org/W1836768014"],"abstract_inverted_index":{"Developing":[0],"state-of-the-art":[1],"custom":[2],"silicon":[3],"can":[4,52,119],"be":[5,120],"a":[6,28,48,142,149],"prohibitively":[7],"expensive":[8],"and":[9,89,101,115,140],"risky":[10],"undertaking,":[11],"due":[12],"in":[13,36],"no":[14],"small":[15],"part":[16],"to":[17,20,34,54,57,80,90,95,122],"the":[18,67,82,125,137],"need":[19],"perform":[21],"thorough":[22],"design":[23,69],"verification.":[24],"Field-Programmable":[25],"Gate-Arrays":[26],"offer":[27],"flexible":[29],"platform":[30],"for":[31,70,86,98,148],"constructing":[32],"prototypes":[33,46],"aid":[35],"their":[37],"verification,":[38],"but":[39,61],"unlike":[40],"software":[41],"simulation,":[42],"observability":[43],"into":[44],"these":[45],"is":[47],"major":[49],"challenge.":[50],"Designers":[51],"choose":[53],"insert":[55],"trace-instrumentation":[56],"enhance":[58],"on-chip":[59],"observability,":[60],"doing":[62],"so":[63],"often":[64],"requires":[65],"re-compiling":[66],"entire":[68],"each":[71],"new":[72],"trace":[73],"configuration.":[74],"This":[75],"work":[76],"presents":[77],"two":[78],"contributions:":[79],"explore":[81],"limitations":[83],"of":[84,107,124,133],"incremental-synthesis":[85],"trace-buffer":[87],"insertion,":[88],"propose":[91],"CAD":[92],"optimizations":[93],"exclusive":[94],"this":[96],"application":[97],"improving":[99],"runtime":[100],"routability.":[102],"We":[103],"find":[104],"that":[105],"99.4%":[106],"all":[108],"used":[109],"cluster":[110],"outputs":[111],"(driving":[112],"both":[113],"combinational":[114],"sequential":[116],"circuit":[117,146],"signals)":[118],"incrementally-traced":[121],"75%":[123],"free":[126],"memory-capacity":[127],"on":[128,145],"an":[129,131],"FPGA,":[130],"order":[132],"magnitude":[134],"quicker":[135],"than":[136],"original":[138],"compilation":[139],"with":[141],"nominal":[143],"impact":[144],"delay,":[147],"20%":[150],"minimum":[151],"channel":[152],"width":[153],"(10%":[154],"area)":[155],"increase.":[156]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}