{"id":"https://openalex.org/W2072190555","doi":"https://doi.org/10.1109/fpl.2012.6339239","title":"EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip","display_name":"EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2072190555","doi":"https://doi.org/10.1109/fpl.2012.6339239","mag":"2072190555"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071220142","display_name":"Chirag Ravishankar","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Chirag Ravishankar","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006568169","display_name":"Sundaram Ananthanarayan","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sundaram Ananthanarayan","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010950688","display_name":"Siddharth Garg","orcid":"https://orcid.org/0000-0002-6158-9512"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Siddharth Garg","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007026340","display_name":"Andrew Kennings","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Kennings","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, 200 University Ave. W., Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071220142"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73842983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8793243169784546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7209405899047852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6717265248298645},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6593741178512573},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.631171703338623},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6251628398895264},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5316952466964722},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5190663933753967},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5143188238143921},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4944276809692383},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4823874533176422},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.47608983516693115},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4518449306488037},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.446643203496933},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32652705907821655},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.19239184260368347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1890871226787567},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1457882821559906}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8793243169784546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7209405899047852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6717265248298645},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6593741178512573},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.631171703338623},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6251628398895264},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5316952466964722},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5190663933753967},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5143188238143921},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4944276809692383},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4823874533176422},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.47608983516693115},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4518449306488037},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.446643203496933},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32652705907821655},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.19239184260368347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1890871226787567},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1457882821559906},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W182754516","https://openalex.org/W1525113605","https://openalex.org/W1970939331","https://openalex.org/W1978708760","https://openalex.org/W2030236344","https://openalex.org/W2039481119","https://openalex.org/W2050764578","https://openalex.org/W2072448041","https://openalex.org/W2079583809","https://openalex.org/W2087010081","https://openalex.org/W2101020117","https://openalex.org/W2103028594","https://openalex.org/W2108321287","https://openalex.org/W2134130627","https://openalex.org/W2134782496","https://openalex.org/W2135933214","https://openalex.org/W2136084694","https://openalex.org/W2155764480","https://openalex.org/W2161776409","https://openalex.org/W2506664876","https://openalex.org/W4238485050","https://openalex.org/W4248497301","https://openalex.org/W6679918803"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2147203379","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W3116777825","https://openalex.org/W2937608904","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W2041436280"],"abstract_inverted_index":{"Dynamic":[0],"power":[1,31,42,61,67,100],"management":[2,32,43,62,101],"for":[3,29,77],"multi-core":[4],"system":[5],"on":[6],"chip":[7],"(MPSoC)":[8],"platforms":[9],"has":[10],"become":[11],"an":[12,23],"increasingly":[13],"critical":[14],"design":[15,97],"problem.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"present":[21],"EmPower,":[22],"FPGA":[24],"based":[25,57],"rapid":[26,92],"prototyping":[27],"framework":[28],"dynamic":[30,46],"algorithms":[33,102],"targeted":[34],"at":[35],"MPSoC":[36],"platforms.":[37],"EmPower":[38,70,90],"supports":[39],"two":[40,73,104],"advanced":[41],"techniques":[44],"(per-core":[45],"frequency":[47],"scaling":[48],"and":[49,52,64,82],"clock":[50],"gating,":[51],"thread":[53],"migration),":[54],"enables":[55],"software":[56],"expression":[58],"of":[59,89,94,99],"the":[60,87,95],"algorithm,":[63],"provides":[65],"on-chip":[66],"measurement":[68],"capabilities.":[69],"also":[71],"includes":[72],"fully-functional":[74],"parallel":[75],"applications":[76],"benchmarking":[78],"-":[79],"video":[80],"encoding":[81],"software-defined":[83],"radio.":[84],"We":[85],"demonstrate":[86],"use":[88],"in":[91],"exploration":[93],"large":[96],"space":[98],"using":[103],"illustrative":[105],"case":[106],"studies.":[107]},"counts_by_year":[{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}