{"id":"https://openalex.org/W2021314581","doi":"https://doi.org/10.1109/fpl.2012.6339231","title":"Custom instructions with local memory elements without expensive DMA transfers","display_name":"Custom instructions with local memory elements without expensive DMA transfers","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2021314581","doi":"https://doi.org/10.1109/fpl.2012.6339231","mag":"2021314581"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101468284","display_name":"Alok Prakash","orcid":"https://orcid.org/0000-0001-8257-2974"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Alok Prakash","raw_affiliation_strings":["School of Computer Engineering, NTU, Singapore","[School of Computer Engineering NTU, Singapore]"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, NTU, Singapore","institution_ids":[]},{"raw_affiliation_string":"[School of Computer Engineering NTU, Singapore]","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103390059","display_name":"Christopher T. Clarke","orcid":null},"institutions":[{"id":"https://openalex.org/I51601045","display_name":"University of Bath","ror":"https://ror.org/002h8g185","country_code":"GB","type":"education","lineage":["https://openalex.org/I51601045"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christopher T. Clarke","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Bath, UK","Dept. of Electronic and Electrical Engineering, University of Bath, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Bath, UK","institution_ids":["https://openalex.org/I51601045"]},{"raw_affiliation_string":"Dept. of Electronic and Electrical Engineering, University of Bath, United Kingdom","institution_ids":["https://openalex.org/I51601045"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070475093","display_name":"Thambipillai Srikanthan","orcid":"https://orcid.org/0000-0003-3664-4345"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thambipillai Srikanthan","raw_affiliation_strings":["School of Computer Engineering, NTU, Singapore","[School of Computer Engineering NTU, Singapore]"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, NTU, Singapore","institution_ids":[]},{"raw_affiliation_string":"[School of Computer Engineering NTU, Singapore]","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101468284"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72774967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"647","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8757846355438232},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5305310487747192},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5108620524406433},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.5032052397727966},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49716904759407043},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4834657311439514},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4721134901046753},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4706677198410034},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4196595549583435},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4119986891746521},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37979164719581604},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3115037679672241},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30467289686203003},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1886279582977295}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8757846355438232},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5305310487747192},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5108620524406433},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.5032052397727966},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49716904759407043},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4834657311439514},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4721134901046753},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4706677198410034},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4196595549583435},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4119986891746521},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37979164719581604},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3115037679672241},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30467289686203003},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1886279582977295},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1956020392","https://openalex.org/W1975539994","https://openalex.org/W2034110963","https://openalex.org/W2057513248","https://openalex.org/W2103742333","https://openalex.org/W2147877714","https://openalex.org/W2154051217","https://openalex.org/W3140119509","https://openalex.org/W6664655137"],"related_works":["https://openalex.org/W2145484885","https://openalex.org/W4293054943","https://openalex.org/W2041174925","https://openalex.org/W4283759689","https://openalex.org/W4214748026","https://openalex.org/W4233816696","https://openalex.org/W1490600249","https://openalex.org/W4237787070","https://openalex.org/W4352974250","https://openalex.org/W2045451527"],"abstract_inverted_index":{"Traditionally,":[0],"Instruction":[1],"set":[2],"extension":[3],"(ISE)":[4],"algorithms":[5],"have":[6,50],"treated":[7],"memory":[8,41,46,89],"and":[9,69,90,109,118],"control":[10],"flow":[11],"as":[12,132,134],"invalid":[13],"operations":[14],"during":[15],"custom":[16,43,80],"instruction":[17,81],"identification":[18],"to":[19,29,38],"ensure":[20],"deterministic":[21],"latency":[22],"of":[23,84,88,160],"these":[24,31],"extended":[25],"instructions.":[26],"In":[27],"order":[28],"overcome":[30],"constraints":[32],"some":[33],"work":[34],"has":[35],"been":[36],"done":[37],"incorporate":[39],"local":[40],"for":[42,58,102],"instructions":[44],"with":[45,129],"operations.":[47,92],"Such":[48],"architectures":[49],"invariably":[51],"relied":[52],"on":[53,125,138],"the":[54,96,100,135,139,152],"expensive":[55,103],"DMA":[56],"protocol":[57],"data":[59],"transfer.":[60],"Cache-coherence":[61],"management":[62,112],"poses":[63],"another":[64],"challenge":[65],"in":[66,145],"such":[67],"systems":[68],"requires":[70],"additional":[71,110],"hardware":[72],"and/or":[73],"software":[74],"intervention.":[75],"We":[76],"propose":[77],"a":[78,156],"novel":[79],"architecture":[82],"capable":[83],"incorporating":[85],"certain":[86],"types":[87],"control-flow":[91],"Unlike":[93],"existing":[94],"architectures,":[95],"proposed":[97,153],"design":[98],"eliminates":[99],"need":[101],"Direct":[104],"Memory":[105],"Access":[106],"(DMA)":[107],"transfers":[108],"cache":[111],"sub-systems,":[113],"thereby":[114],"saving":[115],"significant":[116],"time":[117],"energy.":[119],"Our":[120],"method":[121,154],"is":[122],"focused":[123],"mainly":[124],"accelerating":[126],"code":[127],"segments":[128],"static":[130],"variables":[131],"well":[133],"ones":[136],"allocated":[137],"stack,":[140],"which":[141],"are":[142],"widely":[143],"prevalent":[144],"embedded":[146],"applications.":[147],"Experimental":[148],"results":[149],"show":[150],"that":[151],"achieves":[155],"substantial":[157],"performance":[158],"gain":[159],"upto":[161],"47%":[162],"over":[163],"base":[164],"processor":[165],"implementation.":[166]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}