{"id":"https://openalex.org/W2090193813","doi":"https://doi.org/10.1109/fpl.2012.6339224","title":"Mapping logic to reconfigurable FPGA routing","display_name":"Mapping logic to reconfigurable FPGA routing","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2090193813","doi":"https://doi.org/10.1109/fpl.2012.6339224","mag":"2090193813"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020622964","display_name":"Karel Heyse","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Karel Heyse","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University IBBT, Gent, Belgium","Department of Electronics and Information Systems, Ghent University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University IBBT, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053420008","display_name":"Karel Bruneel","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Karel Bruneel","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University IBBT, Gent, Belgium","Department of Electronics and Information Systems, Ghent University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University IBBT, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University IBBT, Gent, Belgium","Department of Electronics and Information Systems, Ghent University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University IBBT, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Sint-Pietersnieuwstraat 41, B-9000 Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020622964"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":2.6349,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89969247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"5992","issue":null,"first_page":"315","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7957270741462708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7130284309387207},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6761318445205688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5222545266151428},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46614140272140503},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4596410095691681},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43866705894470215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3779231011867523},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.05973505973815918}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7957270741462708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7130284309387207},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6761318445205688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5222545266151428},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46614140272140503},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4596410095691681},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43866705894470215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3779231011867523},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.05973505973815918}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2012.6339224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:4233578","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/4233578","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICT.Open 2012 : fall days, Abstracts","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:archive.ugent.be:2914001","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/2914001","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781467322553","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G5853450275","display_name":"Facilitating Analysis and Synthesis Technologies\\nfor Effective Reconfiguration","funder_award_id":"287804","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"},{"id":"https://openalex.org/F4320327336","display_name":"Vlaamse regering","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1801332854","https://openalex.org/W1905608265","https://openalex.org/W2038213124","https://openalex.org/W2048944807","https://openalex.org/W2105715355","https://openalex.org/W2124766622","https://openalex.org/W2312290211","https://openalex.org/W6659748816","https://openalex.org/W6698802624"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W2913952975","https://openalex.org/W2545901417","https://openalex.org/W2019936863","https://openalex.org/W2624257274","https://openalex.org/W2549755772","https://openalex.org/W2147419146","https://openalex.org/W2170504327","https://openalex.org/W2526300902"],"abstract_inverted_index":{"Parameterised":[0],"configurations":[1,48,64],"for":[2,56,78],"FPGAs":[3],"are":[4,13],"configuration":[5,38,54],"bitstreams":[6,39,55],"of":[7,10,18,46,52,81,89,95,113,122,131],"which":[8],"part":[9,112],"the":[11,50,87,90,96,120,126],"bits":[12],"defined":[14],"as":[15],"Boolean":[16,23],"functions":[17,24],"parameters.":[19],"By":[20],"evaluating":[21],"these":[22],"using":[25,62],"different":[26,41],"parameter":[27],"values,":[28],"it":[29],"is":[30,49,102,135],"possible":[31],"to":[32,118],"quickly":[33],"and":[34,61,93],"efficiently":[35],"derive":[36],"specialised":[37,53],"with":[40],"properties.":[42],"An":[43],"important":[44],"application":[45],"parameterised":[47,63,82],"generation":[51],"Dynamic":[57],"Circuit":[58],"Specialisation.":[59],"Generating":[60],"requires":[65],"a":[66,115],"new":[67,116],"FPGA":[68],"tool":[69],"flow.":[70],"In":[71],"this":[72],"paper":[73],"we":[74],"present":[75],"an":[76],"algorithm":[77],"technology":[79],"mapping":[80],"designs":[83],"that":[84],"can":[85],"exploit":[86],"reconfigurability":[88],"logic":[91],"blocks":[92],"routing":[94],"FPGA.":[97],"This":[98],"algorithm,":[99],"called":[100],"TCONMAP,":[101],"based":[103,124],"on":[104,125],"\u201cCut":[105],"enumeration,":[106],"cut":[107],"ranking,":[108],"node":[109],"selection\u201d.":[110],"As":[111],"it,":[114],"method":[117],"calculate":[119],"feasibility":[121],"cuts":[123],"Binary":[127],"Decision":[128],"Diagrams":[129],"(BDD)":[130],"their":[132],"local":[133],"function":[134],"proposed.":[136]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}