{"id":"https://openalex.org/W2087698583","doi":"https://doi.org/10.1109/fpl.2012.6339219","title":"Design of a novel Quantum-dot Cellular Automata Field Programmable Gate Array","display_name":"Design of a novel Quantum-dot Cellular Automata Field Programmable Gate Array","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2087698583","doi":"https://doi.org/10.1109/fpl.2012.6339219","mag":"2087698583"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022277194","display_name":"Hemant Balijepalli","orcid":null},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hemant Balijepalli","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","Electrical Engineering and Computer Science Department, The University of Toledo, 2801, W. Bancroft, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, The University of Toledo, 2801, W. Bancroft, Ohio, USA","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014613583","display_name":"Mohammed Niamat","orcid":"https://orcid.org/0000-0002-1896-1569"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammed Niamat","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","Electrical Engineering and Computer Science Department, The University of Toledo, 2801, W. Bancroft, Ohio, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of Tolctlo and E\u00f6tv\u00f6s L\u00e1rand University, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, The University of Toledo, 2801, W. Bancroft, Ohio, USA","institution_ids":["https://openalex.org/I90871651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022277194"],"corresponding_institution_ids":["https://openalex.org/I90871651"],"apc_list":null,"apc_paid":null,"fwci":0.337,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62608382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"611","last_page":"614"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9864000082015991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.8905240297317505},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8273668885231018},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6546581983566284},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.6418970823287964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5806899666786194},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5694839358329773},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5305564403533936},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.498248815536499},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4875025451183319},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46150046586990356},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.45300284028053284},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.43734681606292725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42373281717300415},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4166557192802429},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3624436855316162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.330768346786499},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18562725186347961},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.14081954956054688},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11818566918373108},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08930012583732605},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07900980114936829}],"concepts":[{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.8905240297317505},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8273668885231018},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6546581983566284},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.6418970823287964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5806899666786194},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5694839358329773},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5305564403533936},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.498248815536499},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4875025451183319},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46150046586990356},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.45300284028053284},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.43734681606292725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42373281717300415},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4166557192802429},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3624436855316162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.330768346786499},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18562725186347961},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.14081954956054688},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11818566918373108},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08930012583732605},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07900980114936829},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1537899343","https://openalex.org/W1600350277","https://openalex.org/W1982064050","https://openalex.org/W2026866972","https://openalex.org/W2059030116","https://openalex.org/W2100619209","https://openalex.org/W2106109164","https://openalex.org/W2133403974","https://openalex.org/W2136889091","https://openalex.org/W2155234523","https://openalex.org/W2277545267","https://openalex.org/W6694770584"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2480852620","https://openalex.org/W2466591189","https://openalex.org/W1972395546","https://openalex.org/W2052520871","https://openalex.org/W2246445978","https://openalex.org/W2121539644","https://openalex.org/W1971029609","https://openalex.org/W2070538238","https://openalex.org/W4235216035"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,22,82,135],"novel":[4],"design":[5,133],"of":[6,36,60,96,100,125,134],"Field":[8],"Programmable":[9,68],"Gate":[10],"Array":[11],"(FPGA)":[12],"based":[13,26,51,85,137],"on":[14,27],"Quantum-dot":[15],"Cellular":[16],"Automata":[17],"(QCA)":[18],"technology.":[19,102],"QCA":[20,50,84,101,136],"is":[21,31,104,129,147],"transistorless":[23],"emerging":[24],"technology":[25],"Coulombic":[28],"repulsion.":[29],"It":[30,103],"being":[32],"explored":[33],"as":[34],"one":[35],"the":[37,45,61,67,97,107,123,130,152],"alternative":[38],"technologies":[39],"which":[40,139],"may":[41],"replace":[42],"CMOS":[43],"in":[44],"future.":[46],"In":[47],"this":[48,128],"work,":[49],"nano":[52],"FPGAs":[53],"are":[54,72,90],"designed":[55,91,148],"and":[56,66,76,113,143,149],"simulated.":[57],"The":[58,87,145],"designs":[59],"Configurable":[62],"Logic":[63],"Block":[64],"(CLB)":[65],"Switch":[69],"Matrix":[70],"(PSM)":[71],"first":[73,131],"developed":[74],"separately":[75],"then":[77],"integrated":[78,132],"together":[79],"to":[80,92,118,122],"form":[81],"complete":[83],"FPGA.":[86],"circuit":[88],"components":[89],"take":[93],"full":[94],"advantage":[95],"unique":[98],"features":[99],"observed":[105],"that":[106],"proposed":[108],"circuits":[109],"have":[110],"less":[111,115],"latency":[112],"occupy":[114],"area":[116],"compared":[117],"earlier":[119],"designs.":[120],"Also,":[121],"best":[124],"our":[126],"knowledge,":[127],"FPGA":[138,146],"includes":[140],"both":[141],"CLBs":[142],"PSMs.":[144],"simulated":[150],"using":[151],"QCADesigner":[153],"tool.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}