{"id":"https://openalex.org/W1969274829","doi":"https://doi.org/10.1109/fpl.2012.6339201","title":"Modeling of dynamic reconfigurable systems with Haskell","display_name":"Modeling of dynamic reconfigurable systems with Haskell","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1969274829","doi":"https://doi.org/10.1109/fpl.2012.6339201","mag":"1969274829"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080887616","display_name":"Bahram N. Uchevler","orcid":null},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Bahram N. Uchevler","raw_affiliation_strings":["Dep. of Electronics and Telecommunication, NTNU, 7491 Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Dep. of Electronics and Telecommunication, NTNU, 7491 Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089774784","display_name":"Kjetil Svarstad","orcid":"https://orcid.org/0000-0001-5865-9498"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Kjetil Svarstad","raw_affiliation_strings":["Dep. of Electronics and Telecommunication, NTNU, 7491 Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Dep. of Electronics and Telecommunication, NTNU, 7491 Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080887616"],"corresponding_institution_ids":["https://openalex.org/I204778367"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05096496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"481","last_page":"482"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/haskell","display_name":"Haskell","score":0.9348577260971069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7922288775444031},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7335297465324402},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6621012687683105},{"id":"https://openalex.org/keywords/functional-programming","display_name":"Functional programming","score":0.5433065295219421},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5271522402763367},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.44665616750717163},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.43849754333496094},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4278852939605713},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.419176310300827},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3901347517967224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3841032385826111},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25161051750183105},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22522103786468506}],"concepts":[{"id":"https://openalex.org/C2780624054","wikidata":"https://www.wikidata.org/wiki/Q34010","display_name":"Haskell","level":3,"score":0.9348577260971069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7922288775444031},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7335297465324402},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6621012687683105},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.5433065295219421},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5271522402763367},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.44665616750717163},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.43849754333496094},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4278852939605713},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.419176310300827},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3901347517967224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3841032385826111},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25161051750183105},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22522103786468506},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W142217541","https://openalex.org/W2108506872","https://openalex.org/W2119501389","https://openalex.org/W2168972454","https://openalex.org/W2399968618","https://openalex.org/W2528778775","https://openalex.org/W4254880715","https://openalex.org/W6684679166"],"related_works":["https://openalex.org/W2112263414","https://openalex.org/W3004782279","https://openalex.org/W1602185604","https://openalex.org/W2028779182","https://openalex.org/W4242678340","https://openalex.org/W2140654465","https://openalex.org/W2129253059","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582"],"abstract_inverted_index":{"With":[0],"the":[1,15,24,44,78],"increasing":[2],"size":[3],"and":[4,17,38,41,62],"complexity":[5],"of":[6,19,46],"designs":[7],"in":[8,74],"electronics,":[9],"new":[10],"approaches":[11],"are":[12],"required":[13],"for":[14,35,93],"description":[16,56],"verification":[18,37],"digital":[20],"circuits,":[21],"specifically":[22],"at":[23],"system":[25],"level.":[26],"Functional":[27],"HDLs":[28],"can":[29],"appear":[30],"as":[31],"an":[32],"advantageous":[33],"choice":[34],"formal":[36],"high-level":[39,55,86],"descriptions,":[40],"this":[42,47],"is":[43],"focus":[45],"PhD":[48],"project.":[49],"We":[50,76],"explain":[51],"how":[52],"to":[53,69,84],"use":[54,77],"concepts":[57],"like":[58],"higher-order":[59],"functions,":[60],"polymorphism,":[61],"parametrization":[63],"together":[64],"with":[65],"partial":[66],"evaluation":[67],"technique,":[68],"describe":[70],"run-time":[71],"reconfigurable":[72],"systems":[73],"Haskell.":[75],"CLaSH":[79],"<sup":[80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[82],"compiler":[83],"translate":[85],"Haskell":[87],"descriptions":[88],"into":[89],"RT":[90],"level":[91],"VHDL":[92],"a":[94],"full":[95],"synthesis":[96],"tool":[97],"chain.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}