{"id":"https://openalex.org/W1988479022","doi":"https://doi.org/10.1109/fpl.2012.6339199","title":"Reconfigurable multi-processor architecture for streaming applications","display_name":"Reconfigurable multi-processor architecture for streaming applications","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1988479022","doi":"https://doi.org/10.1109/fpl.2012.6339199","mag":"1988479022"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339199","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068705228","display_name":"Leyla S. Ghazanfari","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Leyla S. Ghazanfari","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049758849","display_name":"Roberto Airoldi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Roberto Airoldi","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081481126","display_name":"Tapani Ahonen","orcid":"https://orcid.org/0000-0003-0304-8790"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tapani Ahonen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems, Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068705228"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.2901,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53822372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"477","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7860738635063171},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6922802925109863},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6448273062705994},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6092671751976013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.594124972820282},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5752706527709961},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5721536874771118},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.46328988671302795},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4588944911956787},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4135564863681793},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.31423670053482056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24870362877845764},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18036028742790222},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12729570269584656}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7860738635063171},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6922802925109863},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6448273062705994},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6092671751976013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.594124972820282},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5752706527709961},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5721536874771118},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.46328988671302795},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4588944911956787},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4135564863681793},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.31423670053482056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24870362877845764},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18036028742790222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12729570269584656},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339199","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2108400296","https://openalex.org/W2112514880","https://openalex.org/W2120080222","https://openalex.org/W2271456468","https://openalex.org/W2542473914","https://openalex.org/W6694032565"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4364295250","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W4250432526"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,20,30,51,113],"work-in-progress":[4],"design":[5],"of":[6,15,26,37,42,70,81,91,94,105,117],"reconfigurable":[8,52],"multi-processor":[9],"architecture.":[10],"The":[11,23,47,58],"architecture":[12,28,72],"is":[13],"composed":[14],"nine":[16],"nodes":[17,49],"arranged":[18],"in":[19,109],"3x3mesh":[21],"topology.":[22],"central":[24],"node":[25],"the":[27,38,55,71,78,82,89,98,103,118],"hosts":[29,50],"RISC":[31],"processor,":[32],"which":[33],"acts":[34],"as":[35,100,102],"master":[36],"platform,":[39],"taking":[40],"care":[41],"data":[43],"and":[44,54,67],"task":[45],"scheduling.":[46],"surrounding":[48],"engine":[53],"actual":[56],"processing.":[57],"system":[59],"was":[60],"prototyped":[61],"on":[62,88,97],"an":[63],"Altera":[64],"FPGA":[65],"device":[66],"RTL":[68],"simulations":[69],"were":[73],"carried":[74],"out":[75],"to":[76,111],"ensure":[77],"correct":[79],"functionality":[80],"systems.":[83],"Future":[84],"works":[85],"will":[86],"focus":[87],"implementation":[90,104],"significant":[92],"kernels":[93],"streaming":[95],"applications":[96],"platform":[99],"well":[101],"power":[106,115],"saving":[107],"techniques":[108],"order":[110],"achieve":[112],"high":[114],"efficiency":[116],"system.":[119]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}