{"id":"https://openalex.org/W2090914455","doi":"https://doi.org/10.1109/fpl.2012.6339198","title":"Thermal-aware partitioning for 3D FPGAs","display_name":"Thermal-aware partitioning for 3D FPGAs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2090914455","doi":"https://doi.org/10.1109/fpl.2012.6339198","mag":"2090914455"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2324/26567","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042538382","display_name":"Krishna Chaitanya Nunna","orcid":"https://orcid.org/0000-0002-5146-3481"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Krishna Chaitanya Nunna","raw_affiliation_strings":["Department of Advanced Informatics, Kyushu University, Japan","Department of Advanced Informatics, Kyushu University, JAPAN"],"affiliations":[{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, Japan","institution_ids":["https://openalex.org/I135598925"]},{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, JAPAN","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070588025","display_name":"Farhad Mehdipour","orcid":"https://orcid.org/0000-0002-0357-6182"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Farhad Mehdipour","raw_affiliation_strings":["E-JUST Center, Kyushu University, Japan","E-JUST Center, Kyushu University, JAPAN"],"affiliations":[{"raw_affiliation_string":"E-JUST Center, Kyushu University, Japan","institution_ids":["https://openalex.org/I135598925"]},{"raw_affiliation_string":"E-JUST Center, Kyushu University, JAPAN","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109871771","display_name":"Kazuaki Murakami","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuaki Murakami","raw_affiliation_strings":["Department of Advanced Informatics, Kyushu University, Japan","Department of Advanced Informatics, Kyushu University, JAPAN"],"affiliations":[{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, Japan","institution_ids":["https://openalex.org/I135598925"]},{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, JAPAN","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042538382"],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61387003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"475","last_page":"476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7990983724594116},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7491732835769653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7094834446907043},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5641566514968872},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5479608774185181},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.47940608859062195},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4615831971168518},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4506986439228058},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4373601973056793},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4360814094543457},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.43567055463790894},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.4177109897136688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39268702268600464},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15535444021224976},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0987214744091034}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7990983724594116},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7491732835769653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7094834446907043},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5641566514968872},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5479608774185181},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47940608859062195},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4615831971168518},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4506986439228058},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4373601973056793},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4360814094543457},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.43567055463790894},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.4177109897136688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39268702268600464},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15535444021224976},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0987214744091034},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/26567","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/26567","pdf_url":null,"source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on","raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/26567","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/26567","pdf_url":null,"source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on","raw_type":"conference paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1719300925","https://openalex.org/W2131294285","https://openalex.org/W2170034300","https://openalex.org/W2188342053","https://openalex.org/W6637449779"],"related_works":["https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1631753024","https://openalex.org/W2004325343","https://openalex.org/W2138022277","https://openalex.org/W2120424507","https://openalex.org/W2533212402"],"abstract_inverted_index":{"Three-dimensional":[0],"FPGA":[1],"is":[2,20],"one":[3],"of":[4,34,61],"the":[5,12,32,35,76],"promising":[6],"innovations":[7],"which":[8,57],"can":[9],"lead":[10],"to":[11,24,30,39],"reduction":[13],"in":[14,54,59],"delay,":[15],"area":[16],"and":[17,27,38],"power.":[18],"There":[19],"an":[21,70],"absolute":[22],"necessity":[23],"develop":[25],"algorithms":[26],"software":[28],"tools":[29],"exploit":[31],"advantages":[33],"third":[36],"dimension,":[37],"solve":[40],"complex":[41],"tasks":[42],"associated":[43],"with":[44],"them.":[45],"Also,":[46],"thermal":[47],"issues":[48],"are":[49,68],"cited":[50],"as":[51],"critical":[52],"concern":[53],"3D":[55,81],"integration":[56],"results":[58],"degradation":[60],"device":[62],"performance.":[63],"In":[64],"this":[65],"paper":[66],"we":[67],"proposing":[69],"idea":[71],"for":[72,80],"thermal-aware":[73],"partitioning":[74],"targeting":[75],"power/thermal-aware":[77],"EDA":[78],"flow":[79],"FPGAs.":[82]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}