{"id":"https://openalex.org/W2058114556","doi":"https://doi.org/10.1109/fpl.2012.6339197","title":"Power/performance optimization in FPGA-based asymmetric multi-core systems","display_name":"Power/performance optimization in FPGA-based asymmetric multi-core systems","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2058114556","doi":"https://doi.org/10.1109/fpl.2012.6339197","mag":"2058114556"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089073145","display_name":"Bruno de Abreu Silva","orcid":"https://orcid.org/0000-0001-9701-0296"},"institutions":[{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]},{"id":"https://openalex.org/I4210131883","display_name":"Brazilian Society of Computational and Applied Mathematics","ror":"https://ror.org/03kcw4w74","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210131883"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Bruno de Abreu Silva","raw_affiliation_strings":["Instituto de Ci\u00eancias Matem\u00e1ticas e de Computa\u00e7 \u00e3o, Universidade de S\u00e3o Paulo, S\u00e3o Carlos, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Ci\u00eancias Matem\u00e1ticas e de Computa\u00e7 \u00e3o, Universidade de S\u00e3o Paulo, S\u00e3o Carlos, Brazil","institution_ids":["https://openalex.org/I4210131883","https://openalex.org/I17974374"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036447409","display_name":"Vanderlei Bonato","orcid":"https://orcid.org/0000-0002-1743-8004"},"institutions":[{"id":"https://openalex.org/I4210131883","display_name":"Brazilian Society of Computational and Applied Mathematics","ror":"https://ror.org/03kcw4w74","country_code":"BR","type":"other","lineage":["https://openalex.org/I4210131883"]},{"id":"https://openalex.org/I17974374","display_name":"Universidade de S\u00e3o Paulo","ror":"https://ror.org/036rp1748","country_code":"BR","type":"education","lineage":["https://openalex.org/I17974374"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vanderlei Bonato","raw_affiliation_strings":["Instituto de Ci\u00eancias Matem\u00e1ticas e de Computa\u00e7\u00e3o Universidade de S\u00e3o Paulo S\u00e3o Carlos, S\u00e3o Carlos, SP, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Ci\u00eancias Matem\u00e1ticas e de Computa\u00e7\u00e3o Universidade de S\u00e3o Paulo S\u00e3o Carlos, S\u00e3o Carlos, SP, Brazil","institution_ids":["https://openalex.org/I4210131883","https://openalex.org/I17974374"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089073145"],"corresponding_institution_ids":["https://openalex.org/I17974374","https://openalex.org/I4210131883"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73590032,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"99","issue":null,"first_page":"473","last_page":"474"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8214107751846313},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6637777090072632},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6406353712081909},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6063732504844666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5576996803283691},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5556490421295166},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5036272406578064},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46913430094718933},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.46375396847724915},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.45776915550231934},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4337729811668396},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42990660667419434},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42619261145591736},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21331170201301575}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8214107751846313},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6637777090072632},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6406353712081909},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6063732504844666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5576996803283691},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5556490421295166},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5036272406578064},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46913430094718933},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.46375396847724915},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.45776915550231934},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4337729811668396},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42990660667419434},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42619261145591736},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21331170201301575},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2067500286","https://openalex.org/W2075753961","https://openalex.org/W2079942837","https://openalex.org/W2107647380","https://openalex.org/W2120881863","https://openalex.org/W2135590636","https://openalex.org/W3140004530","https://openalex.org/W6667279707","https://openalex.org/W6679993687"],"related_works":["https://openalex.org/W2276000909","https://openalex.org/W2940837694","https://openalex.org/W1547865754","https://openalex.org/W1976813838","https://openalex.org/W4248999141","https://openalex.org/W4255057712","https://openalex.org/W2067354926","https://openalex.org/W2126398188","https://openalex.org/W4251458280","https://openalex.org/W2116570023"],"abstract_inverted_index":{"In":[0,46,76],"embedded":[1],"systems,":[2],"energy":[3],"efficiency":[4],"is":[5,108],"the":[6,43,83],"new":[7],"fundamental":[8],"performance":[9],"limiter.":[10],"Considering":[11],"that,":[12],"many":[13],"techniques":[14,33,60],"were":[15],"applied":[16],"at":[17],"different":[18,35],"development":[19],"levels,":[20],"such":[21],"as":[22],"co-design,":[23],"compilers,":[24],"schedulers,":[25],"run-time":[26],"management,":[27],"and":[28,74,85,105,116],"applications.":[29],"The":[30,66],"fusion":[31],"of":[32,88],"from":[34,80],"levels":[36],"has":[37],"also":[38],"been":[39],"exploited":[40],"to":[41,56,110],"increase":[42],"optimization":[44,59],"opportunities.":[45],"this":[47],"paper,":[48],"we":[49],"present":[50],"a":[51,81,89],"work":[52],"in":[53,61,70],"progress":[54],"tool":[55,67],"exploit":[57],"power/performance":[58],"FPGA-based":[62],"asymmetric":[63],"multi-core":[64,90],"systems.":[65],"performs":[68],"optimizations":[69],"two":[71],"phases:":[72],"compilation":[73],"execution.":[75],"compilation,":[77],"are":[78],"generated":[79],"compiler":[82],"hardware":[84,103],"software":[86],"configurations":[87],"architecture":[91],"based":[92],"on":[93],"LEON3":[94],"processor.":[95],"During":[96],"execution,":[97],"information":[98],"about":[99],"application":[100],"properties,":[101],"available":[102],"resources,":[104],"system":[106],"behavior":[107],"used":[109],"do":[111],"thread":[112],"scheduling,":[113],"clock":[114],"gating,":[115],"dynamic":[117],"frequency":[118],"scaling":[119],"(DFS).":[120]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}