{"id":"https://openalex.org/W2092082008","doi":"https://doi.org/10.1109/fpl.2012.6339196","title":"A resiliency-aware scheduling approach for FPGA configuration: Preliminary results","display_name":"A resiliency-aware scheduling approach for FPGA configuration: Preliminary results","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2092082008","doi":"https://doi.org/10.1109/fpl.2012.6339196","mag":"2092082008"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002103749","display_name":"Jeremy S. Abramson","orcid":"https://orcid.org/0000-0001-8467-9257"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jeremy Abramson","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, CA, USA","University of Southern California / Information Sciences Institute, 4676 Admiralty Way, Suite 1001 Marina del Rey, 90292, USA"],"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California / Information Sciences Institute, 4676 Admiralty Way, Suite 1001 Marina del Rey, 90292, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042540194","display_name":"Pedro C. Diniz","orcid":"https://orcid.org/0000-0003-3131-9367"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pedro C. Diniz","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, CA, USA","University of Southern California / Information Sciences Institute, 4676 Admiralty Way, Suite 1001 Marina del Rey, 90292, USA"],"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California / Information Sciences Institute, 4676 Admiralty Way, Suite 1001 Marina del Rey, 90292, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002103749"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14406944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"471","last_page":"472"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.7449452877044678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7055937051773071},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6574282646179199},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6255850791931152},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5634703636169434},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5439862608909607},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5285999774932861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5175228118896484},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4719119369983673},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.45205092430114746},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44422993063926697},{"id":"https://openalex.org/keywords/replicate","display_name":"Replicate","score":0.42801952362060547},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4174034297466278},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.24143368005752563},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1844707727432251},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11596789956092834},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09758207201957703}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.7449452877044678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7055937051773071},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6574282646179199},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6255850791931152},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5634703636169434},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5439862608909607},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5285999774932861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5175228118896484},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4719119369983673},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.45205092430114746},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44422993063926697},{"id":"https://openalex.org/C2781162219","wikidata":"https://www.wikidata.org/wiki/Q26250693","display_name":"Replicate","level":2,"score":0.42801952362060547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4174034297466278},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.24143368005752563},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1844707727432251},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11596789956092834},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09758207201957703},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2129192659","https://openalex.org/W2148552640","https://openalex.org/W2151961246","https://openalex.org/W2153554709","https://openalex.org/W2611703827"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2000379092","https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W1836055744"],"abstract_inverted_index":{"Hostile":[0],"environments,":[1],"shrinking":[2],"feature":[3],"sizes":[4],"and":[5,23,45],"processor":[6],"aging":[7],"elicit":[8],"a":[9,56,88],"need":[10],"for":[11,124],"resilient":[12],"computing.":[13],"Coarse-grained":[14],"hardware":[15,58],"approaches,":[16],"such":[17,40],"as":[18,41],"Triple":[19],"Modular":[20],"Redundancy":[21,25],"(TMR)":[22],"Temporal":[24],"(TR),":[26],"while":[27],"exhibiting":[28],"acceptable":[29],"levels":[30],"of":[31,38,80,119],"fault":[32],"coverage":[33],"[1],":[34],"are":[35,69],"often":[36],"wasteful":[37],"resources":[39,67,98],"time,":[42],"device/chip":[43],"area":[44],"power.":[46],"A":[47],"TMR-hardened":[48],"computation":[49],"can":[50,82],"exhibit":[51],"poor":[52],"performance":[53],"relative":[54],"to":[55,71],"non-TMR":[57,94],"configuration":[59],"with":[60,106],"similar":[61],"area.":[62],"This":[63],"is":[64,113],"because":[65],"the":[66,78],"that":[68],"used":[70],"replicate":[72],"functional":[73],"units":[74],"in":[75,91,116],"parallel":[76],"(in":[77],"case":[79],"TMR)":[81],"only":[83,123],"execute":[84,100],"one":[85],"operation":[86],"at":[87],"time.":[89],"Conversely,":[90],"an":[92],"equivalent":[93],"configuration,":[95],"those":[96],"same":[97],"could":[99],"three":[101],"different":[102],"operations":[103],"concurrently":[104],"(albeit":[105],"no":[107],"resiliency":[108],"coverage).":[109],"In":[110],"short,":[111],"TMR":[112],"very":[114],"rigid":[115],"its":[117],"allocation":[118],"resources,":[120],"using":[121],"them":[122],"resiliency.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}