{"id":"https://openalex.org/W2078871390","doi":"https://doi.org/10.1109/fpl.2012.6339194","title":"High-level aging estimation for FPGA-mapped designs","display_name":"High-level aging estimation for FPGA-mapped designs","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2078871390","doi":"https://doi.org/10.1109/fpl.2012.6339194","mag":"2078871390"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065580667","display_name":"Abdulazim Amouri","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Abdulazim Amouri","raw_affiliation_strings":["Chair of Dependable Nano Computing, Karlsruhe Institute of Technology, Karlsruhe, Germany","Dependable Nano Computing, Karlsruhe Institute of Technology (KIT), Haid-und-Neu-Str. 7, 76131, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Dependable Nano Computing, Karlsruhe Institute of Technology (KIT), Haid-und-Neu-Str. 7, 76131, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi Tahoori","raw_affiliation_strings":["Chair of Dependable Nano Computing, Karlsruhe Institute of Technology, Karlsruhe, Germany","Dependable Nano Computing, Karlsruhe Institute of Technology (KIT), Haid-und-Neu-Str. 7, 76131, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Dependable Nano Computing, Karlsruhe Institute of Technology (KIT), Haid-und-Neu-Str. 7, 76131, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065580667"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.2275,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.81733828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8462803363800049},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7225589156150818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6971639394760132},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.6059935092926025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.58579021692276},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5068305134773254},{"id":"https://openalex.org/keywords/hot-carrier-injection","display_name":"Hot-carrier injection","score":0.48140811920166016},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4721241891384125},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.45378774404525757},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41504380106925964},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3157063126564026},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2092672884464264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1271900236606598},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11202523112297058},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09039947390556335}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8462803363800049},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7225589156150818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6971639394760132},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.6059935092926025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.58579021692276},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5068305134773254},{"id":"https://openalex.org/C73500089","wikidata":"https://www.wikidata.org/wiki/Q2445876","display_name":"Hot-carrier injection","level":4,"score":0.48140811920166016},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4721241891384125},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.45378774404525757},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41504380106925964},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3157063126564026},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2092672884464264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1271900236606598},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11202523112297058},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09039947390556335},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2012.6339194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1600691640","https://openalex.org/W1979006344","https://openalex.org/W2031517912","https://openalex.org/W2045269157","https://openalex.org/W2069142386","https://openalex.org/W2070072592","https://openalex.org/W2075942097","https://openalex.org/W2102352834","https://openalex.org/W2102729267","https://openalex.org/W2104114347","https://openalex.org/W2116750875","https://openalex.org/W2117276753","https://openalex.org/W2126394324","https://openalex.org/W2131105270","https://openalex.org/W2134869654","https://openalex.org/W2139686874","https://openalex.org/W2149866574","https://openalex.org/W2170333286","https://openalex.org/W3141423035","https://openalex.org/W3145424647","https://openalex.org/W3147299167","https://openalex.org/W4247230350","https://openalex.org/W6668049382"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2091330445"],"abstract_inverted_index":{"As":[0],"the":[1,6,15,49,62,69,74,84,114,121,130,143,149,160],"state-of-the-art":[2],"FPGA":[3,58,144],"devices":[4],"use":[5],"latest":[7],"advancements":[8],"in":[9,64,80,106,113,165],"CMOS":[10],"technology,":[11],"they":[12],"also":[13],"face":[14],"reliability":[16,38],"challenges":[17],"of":[18,51,68,86,128,142,159],"nano-scale":[19],"CMOS.":[20],"Transistor":[21],"aging,":[22],"mainly":[23],"due":[24],"to":[25,47,57,60,72,82,108,132],"Bias":[26],"Temperature":[27],"Instability":[28],"(BTI)":[29],"and":[30,101,116,136,157],"Hot":[31],"Carrier":[32],"Injection":[33],"(HCI),":[34],"is":[35,92,146],"a":[36,45],"major":[37],"issue.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43],"present":[44],"tool":[46,91,131],"predict":[48],"amount":[50],"aging-induced":[52],"degradation":[53],"for":[54,98],"designs":[55,135],"mapped":[56],"devices,":[59],"help":[61],"designers,":[63],"an":[65],"early":[66],"phase":[67],"design":[70,150],"flow,":[71],"choose":[73],"appropriate":[75],"mapping":[76,137],"and/or":[77],"optimization":[78],"efforts,":[79],"order":[81],"prolong":[83],"lifetime":[85],"their":[87],"FPGA-mapped":[88],"designs.":[89],"The":[90],"based":[93],"on":[94,148],"system":[95],"level":[96,104],"abstractions":[97],"both":[99],"BTI":[100],"HCI":[102],"device":[103,145],"models,":[105],"addition":[107],"implicit":[109],"device-level":[110],"information":[111],"existed":[112],"power":[115],"timing":[117],"reports":[118],"provided":[119],"from":[120],"FPGA's":[122],"vendor":[123],"tools.":[124],"A":[125],"case":[126],"study":[127],"using":[129],"explore":[133],"different":[134,155,166],"options":[138],"shows":[139],"that":[140],"aging":[141,167],"dependent":[147],"loaded":[151],"onto":[152],"it.":[153],"Furthermore,":[154],"mappings":[156],"optimizations":[158],"same":[161],"circuit":[162],"can":[163],"result":[164],"rates.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}