{"id":"https://openalex.org/W2119375142","doi":"https://doi.org/10.1109/fpl.2012.6339192","title":"Optimizing packet lookup in time and space on FPGA","display_name":"Optimizing packet lookup in time and space on FPGA","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2119375142","doi":"https://doi.org/10.1109/fpl.2012.6339192","mag":"2119375142"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2012.6339192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032744750","display_name":"Thilan Ganegedara","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thilan Ganegedara","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor Prasanna","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024404837","display_name":"Gordon Brebner","orcid":"https://orcid.org/0000-0002-9691-459X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gordon Brebner","raw_affiliation_strings":["Xilinx Laboratories, San Jose, CA, USA","Xilinx Labs, 2100 Logic Drive, San Jose, CA 95124, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Laboratories, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Labs, 2100 Logic Drive, San Jose, CA 95124, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032744750"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.8783,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75135673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"270","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8479544520378113},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7385511994361877},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7245372533798218},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6618185043334961},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5479596853256226},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5288682579994202},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.47463592886924744},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4383111000061035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4175034165382385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35630708932876587},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35383129119873047},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13452491164207458}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8479544520378113},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7385511994361877},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7245372533798218},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6618185043334961},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5479596853256226},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5288682579994202},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.47463592886924744},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4383111000061035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4175034165382385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35630708932876587},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35383129119873047},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13452491164207458}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2012.6339192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2012.6339192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"22nd International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.294.4720","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.294.4720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://halcyon.usc.edu/~pk/prasannawebsite/papers/2012/Thilan_FPL2012.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1964219624","https://openalex.org/W2026164946","https://openalex.org/W2068684040","https://openalex.org/W2083602826","https://openalex.org/W2100626527","https://openalex.org/W2101786125","https://openalex.org/W2113675581","https://openalex.org/W2115477036","https://openalex.org/W2131529636","https://openalex.org/W2142987071","https://openalex.org/W2151567632","https://openalex.org/W2160904912","https://openalex.org/W2167041423","https://openalex.org/W6675487173"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W652583116","https://openalex.org/W1744173400","https://openalex.org/W2052025053","https://openalex.org/W2063030320"],"abstract_inverted_index":{"The":[0],"evolution":[1],"of":[2,17,24],"the":[3,7,22,25,45,103,152,157],"Internet":[4],"has":[5],"transformed":[6],"simplistic":[8],"Ethernet/IP":[9],"based":[10,96],"packet":[11,88,145],"forwarding":[12],"into":[13],"a":[14,32,77,83,86,108,130,140,173],"complex":[15,41,69,166],"collection":[16],"lookup":[18,42,70,89,110,118,167],"schemes.":[19,43],"Depending":[20],"on":[21,72,172],"location":[23],"networking":[26],"equipment":[27],"(core,":[28],"provider/customer":[29],"edge,":[30],"etc.,)":[31],"router/switch":[33],"may":[34],"potentially":[35],"have":[36],"to":[37,49,66,73,100,116,123,164],"support":[38],"several":[39],"such":[40,51,68],"However,":[44],"hardware":[46,74,105],"resources":[47,106],"allocated":[48],"perform":[50],"operations":[52],"are":[53],"limited,":[54],"especially":[55],"in":[56,129],"single":[57,109,174],"chip":[58],"implementations.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63,160],"propose":[64],"techniques":[65,122],"map":[67],"schemes":[71,119,168],"platforms":[75],"under":[76],"limited":[78,104],"resource":[79,125,131],"budget":[80],"and":[81,182],"produce":[82],"design":[84],"for":[85,107,143,185],"pipelined":[87],"architecture.":[90],"An":[91],"Integer":[92],"Linear":[93],"Programming":[94],"(ILP)":[95],"technique":[97],"is":[98,149],"introduced":[99],"optimally":[101],"allocate":[102],"scheme.":[111],"We":[112],"extend":[113],"our":[114],"solution":[115],"multiple":[117],"by":[120],"proposing":[121],"improve":[124],"sharing,":[126],"which":[127],"results":[128],"planning":[132],"tool.":[133],"Field":[134],"Programmable":[135],"Gate":[136],"Array":[137],"(FPGA)":[138],"-":[139,148],"natural":[141],"choice":[142],"high-speed":[144],"processing":[146],"applications":[147],"used":[150],"as":[151],"target":[153],"platform.":[154],"By":[155],"using":[156],"proposed":[158],"techniques,":[159],"show":[161],"that":[162],"up":[163],"4":[165],"can":[169],"be":[170],"hosted":[171],"FPGA":[175],"consuming":[176],"only":[177],"20":[178],"Mbit":[179],"on-chip":[180],"memory":[181,187],"750":[183],"pins":[184],"external":[186],"communication.":[188]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}